5秒后页面跳转
854S013BGLFT PDF预览

854S013BGLFT

更新时间: 2024-01-07 03:47:42
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
14页 664K
描述
Clock Driver, S Series, 3 True Output(s), 3 Inverted Output(s), PDSO20, 6.50 X 4.40 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20

854S013BGLFT 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:6.50 X 4.40 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20
针数:20Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.84系列:S
输入调节:STANDARDJESD-30 代码:R-PDSO-G20
JESD-609代码:e3长度:6.5 mm
逻辑集成电路类型:CLOCK DRIVER湿度敏感等级:1
功能数量:2反相输出次数:3
端子数量:20实输出次数:3
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1.2 mm最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
Base Number Matches:1

854S013BGLFT 数据手册

 浏览型号854S013BGLFT的Datasheet PDF文件第2页浏览型号854S013BGLFT的Datasheet PDF文件第3页浏览型号854S013BGLFT的Datasheet PDF文件第4页浏览型号854S013BGLFT的Datasheet PDF文件第5页浏览型号854S013BGLFT的Datasheet PDF文件第6页浏览型号854S013BGLFT的Datasheet PDF文件第7页 
PRELIMINARY  
LOW SKEW, DUAL, 1-TO-3 DIFFERENTIAL-TO-LVDS  
FANOUT BUFFER  
ICS854S013  
General Description  
Features  
The ICS854S013 is a low skew, high performance  
Two differential LVDS output banks  
Two differential clock input pairs  
S
IC  
Dual 1-to-3 Differential-to-LVDS Fanout Buffer and  
a member of the HiPerClockS™ family of High  
Performance Clock Solutions from IDT. The PCLKx,  
nPCLKx pairs can accept most standard differential  
HiPerClockS™  
PCLKx, nPCLKx pairs can accept the following differential  
input levels: LVPECL, LVDS, CML, SSTL  
Maximum output frequency: >3GHz  
input levels. The ICS854S013 is characterized to operate from a  
3.3V power supply. Guaranteed output and bank skew character-  
istics make the ICS854S013 ideal for those clock distribution  
applications demanding well defined performance and  
repeatability.  
Translates any single ended input signal to LVDS levels with  
resistor bias on nPCLKx input  
Output skew: <25ps (typical)  
Bank skew: <50ps (typical)  
Propagation delay: TBD  
Additive phase jitter, RMS: 0.15ps (typical)  
Full 3.3V power supply  
0°C to 70°C ambient operating temperature  
Available in both standard (RoHS 5) and lead-free (RoHS 6)  
packages  
Block Diagram  
Pin Assignment  
QA0  
nQA0  
QA0  
1
2
20 QA1  
19  
nQA1  
nQA0  
Pulldown  
PCLKA  
QA1  
VDD  
PCLKA  
3
4
18 QA2  
17 nQA2  
Pullup  
nPCLKA  
nQA1  
QA2  
nPCLKA  
PCLKB  
nPCLKB  
5
6
7
16  
15  
14  
VDD  
QB2  
nQB2  
nQA2  
VDD  
nQB0  
QB0  
8
13 QB1  
QB0  
9
10  
12 nQB1  
nQB0  
11  
GND  
Pulldown  
Pullup  
PCLKB  
QB1  
nPCLKB  
nQB1  
ICS854S013  
20-Lead TSSOP  
QB2  
nQB2  
6.5mm x 4.4mm x 0.925mm package body  
G Package  
Top View  
The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification.  
Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.  
IDT™ / ICS™ LVDS FANOUT BUFFER  
1
ICS854S013BG REV. A FEBRUARY 26, 2008  

与854S013BGLFT相关器件

型号 品牌 描述 获取价格 数据表
854S013I IDT Clock Driver

获取价格

854S013ILF IDT Clock Driver

获取价格

854S013ILFT IDT Clock Driver

获取价格

854S015CG-01LF IDT Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM,

获取价格

854S015CG-01LFT IDT Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM,

获取价格

854S015CKI-01LF IDT Low Skew, 1-to-5, Differential-to-LVDS/LVPECL Fanout Buffer

获取价格