5秒后页面跳转
854S006I PDF预览

854S006I

更新时间: 2023-12-20 18:44:11
品牌 Logo 应用领域
瑞萨 - RENESAS /
页数 文件大小 规格书
18页 1090K
描述
Low Skew,1-to-6,Differential-to-LVDS Fanout Buffer

854S006I 数据手册

 浏览型号854S006I的Datasheet PDF文件第2页浏览型号854S006I的Datasheet PDF文件第3页浏览型号854S006I的Datasheet PDF文件第4页浏览型号854S006I的Datasheet PDF文件第6页浏览型号854S006I的Datasheet PDF文件第7页浏览型号854S006I的Datasheet PDF文件第8页 
AC Electrical Characteristics  
Table 10. AC Characteristics, VDD = VDDO = 3.3V ±5%, TA = -40°C to 85°C[a]  
Symbol  
Parameter  
Output Frequency  
Propagation Delay[b]  
Output Skew[c][d]  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
fMAX  
tPD  
0
1.7  
850  
55  
GHz  
ps  
300  
tsk(o)  
tsk(pp)  
tjit  
ps  
Part-to-Part Skew[d][e]  
150  
ps  
Buffer Additive Phase Jitter, RMS; 622.08MHz,  
0.067  
ps  
see Additive Phase Jitter  
Output Rise/Fall Time  
Output Duty Cycle  
Integration Range: 12kHz 5MHz  
tR / tF  
odc  
20% to 80%  
50  
47  
250  
53  
ps  
%
1.2GHz  
[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted  
in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been  
reached under these conditions.  
[b] Measured from the differential input crossing point to the differential output crossing point.  
[c] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crossing point.  
[d] This parameter is defined in accordance with JEDEC Standard 65.  
[e] Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal  
load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.  
Table 11. AC Characteristics, VDD = VDDO = 2.5V ±5%, TA = -40°C to 85°C[a]  
Symbol  
Parameter  
Output Frequency  
Propagation Delay[b]  
Output Skew[c][d]  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
fMAX  
tPD  
0
1.7  
800  
55  
GHz  
ps  
300  
tsk(o)  
tsk(pp)  
tjit  
ps  
Part-to-Part Skew[d][e]  
150  
ps  
Buffer Additive Phase Jitter, RMS; 622.08MHz,  
0.067  
ps  
see Additive Phase Jitter  
Output Rise/Fall Time  
Output Duty Cycle  
Integration Range: 12kHz 5MHz  
tR / tF  
odc  
20% to 80%  
50  
47  
250  
53  
ps  
%
1.2GHz  
[a] Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted  
in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been  
reached under these conditions.  
[b] Measured from the differential input crossing point to the differential output crossing point.  
[c] Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential crossing point.  
[d] This parameter is defined in accordance with JEDEC Standard 65.  
[e] Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal  
load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.  
5
April 11, 2017  

与854S006I相关器件

型号 品牌 描述 获取价格 数据表
854S013BGLF IDT Clock Driver, S Series, 3 True Output(s), 3 Inverted Output(s), PDSO20, 6.50 X 4.40 MM, 0.

获取价格

854S013BGLFT IDT Clock Driver, S Series, 3 True Output(s), 3 Inverted Output(s), PDSO20, 6.50 X 4.40 MM, 0.

获取价格

854S013I IDT Clock Driver

获取价格

854S013ILF IDT Clock Driver

获取价格

854S013ILFT IDT Clock Driver

获取价格

854S015CG-01LF IDT Clock Driver, 854S Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM,

获取价格