Datasheet > 74LVX574T

74LVX574T

更新时间： 2024-11-13 23:24:31

品牌	Logo	应用领域
其他 - ETC		触发器
页数	文件大小	规格书
10页	78K
描述
Octal D-Type Flip-Flop

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74LVX574T 数据手册

74LVX574

LOW VOLTAGE OCTAL D-TYPE FLIP FLOP

(3-STATE NON INV.) WITH 5V TOLERANT INPUTS

■

HIGH SPEED:

f_MAX= 125MHz (TYP.)at V_CC=3.3V

5VTOLERANT INPUTS

POWER-DOWN PROTECTIONON INPUTS

INPUTVOLTAGELEVEL:

■

(Micro Package)

(TSSOPPackage)

V_IL=0.8V,V_IH=2V at V_CC=3V

LOWPOWER DISSIPATION:

I_CC= 4 µA (MAX.)at T_A=25 ^oC

LOWNOISE:

■

ORDER CODES :

74LVX574M

74LVX574T

outputs will be set to logic state that were setup

at the D inputs.

While the (OE) input is low, the 8 outputs will be

in al normal logic state (high or low logic level)

and while high level, the outputs will be in a high

impedance state.

The output control does not affect the internal

operation of flip flop, that is, the old data can be

retained or the new data can be entered even

while the outputs are off.

V_OLP= 0.3V (TYP.) at V_CC= 3.3V

SYMMETRICALOUTPUT IMPEDANCE:

|I_OH| = I_OL=4 mA (MIN)

BALANCEDPROPAGATIONDELAYS:

t_PLHt_PHL

OPERATINGVOLTAGERANGE:

V_CC(OPR)= 2V to 3.6V

PIN AND FUNCTION COMPATIBLEWITH

74 SERIES574

IMPROVEDLATCH-UP IMMUNITY

It has better speed performance at 3.3V than 5V

LS-TTL family combined with the true CMOS low

power consumpion.

Power down protection is provided on all inputs

and 0 to 7V can be accepted on inputs with no

regard to the supply voltage. This device can be

used to interface5V to 3V.

All inputs and outputs are equipped with

protection circuits against static discharge, giving

them 2KV ESD immunity and transient excess

voltage.

DESCRIPTION

The LVX574 is a low voltage CMOS OCTAL

D-TYPE FLIP FLOP with 3 STATE OUTPUT

NON INVERTING fabricated with sub-micron

silicon gate and double-layer metal wiring C²MOS

technology.It is ideal for low power and low noise

3.3V applications.

This 8 bit D-Type flip-flop is controlled by a clock

input (CK) and an output enable input (OE).

On the positive transition of the clock, the Q

PIN CONNECTION AND IEC LOGIC SYMBOLS

1/10

April 1999

12 3 4 5 6 7...10

中文翻译

下载PDF

与74LVX574T相关器件

型号	品牌	获取价格	描述	数据表
74LVX574TTR	STMICROELECTRONICS	获取价格	LOW VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP (3-STATE NON INV.) WITH 5V TOLERANT INPUTS
74LVX594	STMICROELECTRONICS	获取价格	LOW VOLTAGE CMOS 8 BIT SHIFT REGISTER WITH OUTPUT REGISTER (5V TOLERANT INPUTS)
74LVX594M	STMICROELECTRONICS	获取价格	LV/LV-A/LVX/H SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO
74LVX594MTR	STMICROELECTRONICS	获取价格	LOW VOLTAGE CMOS 8 BIT SHIFT REGISTER WITH OUTPUT REGISTER (5V TOLERANT INPUTS)
74LVX594TTR	STMICROELECTRONICS	获取价格	LOW VOLTAGE CMOS 8 BIT SHIFT REGISTER WITH OUTPUT REGISTER (5V TOLERANT INPUTS)
74LVX74	FAIRCHILD	获取价格	Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop
74LVX74	STMICROELECTRONICS	获取价格	LOW VOLTAGE CMOS DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR (5V TOLERANT INPUTS)
74LVX74_08	FAIRCHILD	获取价格	Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop
74LVX74M	FAIRCHILD	获取价格	Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop
74LVX74M	ONSEMI	获取价格	低压双 D 型上升沿触发的触发器

与74LVX574T相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

6
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

3
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

29
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

12

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVX574T

74LVX574T 数据手册

与74LVX574T相关器件

与74LVX574T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74LVX574T

74LVX574T 数据手册

与74LVX574T相关器件

与74LVX574T相关文章

您还可以找

您在本页遇到什么问题？