5秒后页面跳转
74LVX74TTR PDF预览

74LVX74TTR

更新时间: 2024-02-25 07:21:40
品牌 Logo 应用领域
意法半导体 - STMICROELECTRONICS 触发器锁存器逻辑集成电路光电二极管输入元件
页数 文件大小 规格书
13页 461K
描述
LOW VOLTAGE CMOS DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR (5V TOLERANT INPUTS)

74LVX74TTR 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:TSSOP-14
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:25 weeks 5 days
风险等级:5.14Is Samacsys:N
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G14
JESD-609代码:e3/e4长度:5 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大I(ol):0.004 A位数:1
功能数量:2端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL电源:3.3 V
Prop。Delay @ Nom-Sup:15 ns传播延迟(tpd):22 ns
认证状态:Not Qualified座面最大高度:1.2 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:MATTE TIN/NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:80 MHz
Base Number Matches:1

74LVX74TTR 数据手册

 浏览型号74LVX74TTR的Datasheet PDF文件第2页浏览型号74LVX74TTR的Datasheet PDF文件第3页浏览型号74LVX74TTR的Datasheet PDF文件第4页浏览型号74LVX74TTR的Datasheet PDF文件第5页浏览型号74LVX74TTR的Datasheet PDF文件第6页浏览型号74LVX74TTR的Datasheet PDF文件第7页 
74LVX74  
LOW VOLTAGE CMOS DUAL D-TYPE FLIP FLOP  
WITH PRESET AND CLEAR (5V TOLERANT INPUTS)  
HIGH SPEED:  
= 145MHz (TYP.) at V = 3.3V  
f
MAX  
CC  
5V TOLERANT INPUTS  
INPUT VOLTAGE LEVEL:  
V =0.8V, V =2V AT V =3V  
IL  
IH  
CC  
LOW POWER DISSIPATION:  
= 2 µA (MAX.) at T =25°C  
SOP  
TSSOP  
I
CC  
A
LOW NOISE:  
= 0.3V (TYP.) at V = 3.3V  
Table 1: Order Codes  
PACKAGE  
V
OLP  
CC  
SYMMETRICAL OUTPUT IMPEDANCE:  
|I | = I = 4mA (MIN)  
T & R  
OH  
OL  
SOP  
74LVX74MTR  
74LVX74TTR  
BALANCED PROPAGATION DELAYS:  
TSSOP  
t
t
PLH  
PHL  
OPERATING VOLTAGE RANGE:  
(OPR) = 2V to 3.6V (1.2V Data Retention)  
V
CC  
A signal on the D INPUT is transferred to the Q  
OUTPUT during the positive going transition of the  
clock pulse. CLR and PR are independent of the  
clock and accomplished by a low setting on the  
appropriate input.  
Power down protection is provided on all inputs  
and 0 to 7V can be accepted on inputs with no  
regard to the supply voltage.  
PIN AND FUNCTION COMPATIBLE WITH  
74 SERIES 74  
IMPROVED LATCH-UP IMMUNITY  
POWER DOWN PROTECTION ON INPUTS  
DESCRIPTION  
The 74LVX74 is a low voltage CMOS DUAL  
D-TYPE FLIP-FLOP WITH PRESET AND CLEAR  
NON INVERTING fabricated with sub-micron  
silicon gate and double-layer metal wiring C MOS  
technology. It is ideal for low power, battery  
This device can be used to interface 5V to 3V  
system. It combines high speed performance with  
the true CMOS low power consumption. All inputs  
and outputs are equipped with protection circuits  
against static discharge, giving them 2KV ESD  
immunity and transient excess voltage.  
2
operated and low noise 3.3V applications.  
Figure 1: Pin Connection And IEC Logic Symbols  
Rev. 3  
1/13  
August 2004  

74LVX74TTR 替代型号

型号 品牌 替代类型 描述 数据表
SN74LV74APWR TI

功能相似

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
MC74LVX74DTR2G ONSEMI

功能相似

Dual D−Type Flip−Flop with Set and Clear
74LVX74MTCX FAIRCHILD

功能相似

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

与74LVX74TTR相关器件

型号 品牌 获取价格 描述 数据表
74LVX86 STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD EXCLUSIVE OR GATE WITH 5V TOLERANT INPUTS
74LVX86 FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86_08 FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86M FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86M_08 FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86MSCX FAIRCHILD

获取价格

XOR Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14, EIAJ TYPE1, PLASTIC, SSOP-1
74LVX86MTC FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86MTC_08 FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86MTCX FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86MTCX ONSEMI

获取价格

低压四路2输入"异或"门