5秒后页面跳转
74LVX86MTCX PDF预览

74LVX86MTCX

更新时间: 2024-01-23 03:43:35
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 栅极触发器逻辑集成电路石英晶振光电二极管
页数 文件大小 规格书
6页 88K
描述
Low Voltage Quad 2-Input Exclusive-OR Gate

74LVX86MTCX 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP, TSSOP14,.25针数:14
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.4系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G14JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:XOR GATE最大I(ol):0.004 A
功能数量:4输入次数:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP14,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:14.5 ns
传播延迟(tpd):21 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.2 mm
子类别:Gates最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

74LVX86MTCX 数据手册

 浏览型号74LVX86MTCX的Datasheet PDF文件第2页浏览型号74LVX86MTCX的Datasheet PDF文件第3页浏览型号74LVX86MTCX的Datasheet PDF文件第4页浏览型号74LVX86MTCX的Datasheet PDF文件第5页浏览型号74LVX86MTCX的Datasheet PDF文件第6页 
May 1993  
Revised February 2005  
74LVX86  
Low Voltage Quad 2-Input Exclusive-OR Gate  
General Description  
The LVX86 contains four 2-input exclusive-OR gates. The  
inputs tolerate voltages up to 7V allowing the interface of  
5V systems to 3V systems.  
Features  
Input voltage level translation from 5V to 3V  
Ideal for low power/low noise 3.3V applications  
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Ordering Code:  
Order Number  
Package  
Number  
M14A  
Package Description  
74LVX86M  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
74LVX86SJ  
74LVX86MTC  
M14D  
MTC14  
MTC14  
74LVX86MTCX_NL  
(Note 1)  
Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm  
Wide  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Pb-Free package per JEDEC J-STD-020B.  
Note 1: “_NL” indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.  
Logic Symbol  
Connection Diagram  
IEEE/IEC  
Pin Descriptions  
Pin Names  
A0A3  
Description  
Inputs  
B0B3  
Inputs  
O0O3  
Outputs  
© 2005 Fairchild Semiconductor Corporation  
DS011605  
www.fairchildsemi.com  

74LVX86MTCX 替代型号

型号 品牌 替代类型 描述 数据表
74LVX86MTC FAIRCHILD

完全替代

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86MTCX ONSEMI

类似代替

低压四路2输入"异或"门
SN74LV86APWR TI

功能相似

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

与74LVX86MTCX相关器件

型号 品牌 获取价格 描述 数据表
74LVX86MTCX_NL FAIRCHILD

获取价格

暂无描述
74LVX86MTCX_NLX FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86MTR STMICROELECTRONICS

获取价格

LOW VOLTAGE CMOS QUAD EXCLUSIVE OR GATE WITH 5V TOLERANT INPUTS
74LVX86MX FAIRCHILD

获取价格

Quad 2-input Exclusive OR (XOR) Gate
74LVX86MX ONSEMI

获取价格

低压四路2输入"异或"门
74LVX86MX_NL FAIRCHILD

获取价格

XOR Gate, LV/LV-A/LVX/H Series, 4-Func, 2-Input, CMOS, PDSO14, 0.150 INCH, MS-120, SOIC-14
74LVX86SJ FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86SJ_08 FAIRCHILD

获取价格

Low Voltage Quad 2-Input Exclusive-OR Gate
74LVX86SJX FAIRCHILD

获取价格

Quad 2-input Exclusive OR (XOR) Gate
74LVX86T ETC

获取价格

Quad 2-input Exclusive OR (XOR) Gate