5秒后页面跳转
74LVQ273QSC PDF预览

74LVQ273QSC

更新时间: 2024-11-17 22:14:39
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
6页 93K
描述
Low Voltage Octal D-Type Flip-Flop

74LVQ273QSC 数据手册

 浏览型号74LVQ273QSC的Datasheet PDF文件第2页浏览型号74LVQ273QSC的Datasheet PDF文件第3页浏览型号74LVQ273QSC的Datasheet PDF文件第4页浏览型号74LVQ273QSC的Datasheet PDF文件第5页浏览型号74LVQ273QSC的Datasheet PDF文件第6页 
April 1998  
74LVQ273  
Low Voltage Octal D-Type Flip-Flop  
General Description  
Features  
n Ideal for low power/low noise 3.3V applications  
n Implements patented EMI reduction circuitry  
The LVQ273 has eight edge-triggered D-type flip-flops with  
individual D inputs and Q outputs. The common buffered  
Clock (CP) and Master Reset (MR) input load and reset  
(clear) all flip-flops simultaneously.  
n Available in SOIC JEDEC, SOIC EIAJ and QSOP  
packages  
The register is fully edge-triggered. The state of each D in-  
put, one setup time before the LOW-to-HIGH clock transi-  
tion, is transferred to the corresponding flip-flop’s Q output.  
n Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
n Improved latch-up immunity  
All outputs will be forced LOW independently of Clock or  
Data inputs by a LOW voltage level on the MR input. The de-  
vice is useful for applications where the true output only is re-  
quired and the Clock and Master Reset are common to all  
storage elements.  
n Guaranteed incident wave switching into 75  
n 4 kV minimum ESD immunity  
Ordering Code:  
Order Number  
74LVQ273SC  
74LVQ273SJ  
Package Number  
M20B  
Package Description  
20-Lead (0.300" Wide) Molded Small Outline Package, SOIC JEDEC  
20-Lead Shrink Molded Small Outline Package, SOIC EIAJ  
20-Lead (0.150" Wide) Molded Shrink Small Outline Package, SSOP JEDEC  
M20D  
74LVQ273QSC  
MQA20  
Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbol  
Connection Diagram  
Pin Assignment for  
SOIC and QSOP  
DS011358-1  
IEEE/IEC  
DS011358-3  
Pin Descriptions  
Pin Names  
Description  
D0–D7  
Data Inputs  
MR  
Master Reset  
CP  
Clock Pulse Input  
Data Outputs  
DS011358-2  
Q0–Q7  
© 1998 Fairchild Semiconductor Corporation  
DS011358  
www.fairchildsemi.com  

与74LVQ273QSC相关器件

型号 品牌 获取价格 描述 数据表
74LVQ273QSCX FAIRCHILD

获取价格

D Flip-Flop, LVQ Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
74LVQ273SC FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop
74LVQ273SCX ETC

获取价格

Octal D-Type Flip-Flop
74LVQ273SJ FAIRCHILD

获取价格

Low Voltage Octal D-Type Flip-Flop
74LVQ273SJX FAIRCHILD

获取价格

D Flip-Flop, LVQ Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
74LVQ273T STMICROELECTRONICS

获取价格

OCTAL D-TYPE FLIP FLOP WITH CLEAR
74LVQ273TTR FAIRCHILD

获取价格

OCTAL D-TYPE FLIP FLOP WITH CLEAR
74LVQ280 STMICROELECTRONICS

获取价格

9 BIT PARITY GENERATOR
74LVQ280_04 STMICROELECTRONICS

获取价格

9 BIT PARITY GENERATOR
74LVQ280M STMICROELECTRONICS

获取价格

9 BIT PARITY GENERATOR