5秒后页面跳转
74LVC377APY9 PDF预览

74LVC377APY9

更新时间: 2024-09-26 09:05:51
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
6页 68K
描述
SSOP-20, Reel

74LVC377APY9 数据手册

 浏览型号74LVC377APY9的Datasheet PDF文件第2页浏览型号74LVC377APY9的Datasheet PDF文件第3页浏览型号74LVC377APY9的Datasheet PDF文件第4页浏览型号74LVC377APY9的Datasheet PDF文件第5页浏览型号74LVC377APY9的Datasheet PDF文件第6页 
3.3V CMOS 8-BIT REGISTER  
IDT74LVC377A  
WITH CLOCK ENABLE  
AND 5 VOLT TOLERANT I/O  
DESCRIPTION:  
FEATURES:  
This 8-bit register with clock enable is built using advanced dual metal  
CMOStechnology. This high-speed,lowpowerdevice is an8-bitregister  
withabufferedcommonclock,bufferedoutputdrive,andsynchronousclock  
enable, that is ideal for driving high capacitance loads such as memory  
address anddata buses.  
• 0.5 MICRON CMOS Technology  
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using  
machine model (C = 200pF, R = 0)  
VCC = 3.3V ± 0.3V, Normal Range  
VCC = 2.7V to 3.6V, Extended Range  
• CMOS power levels (0.4μ W typ. static)  
• Rail-to-rail output swing for increased noise margin  
All inputs, outputs, and I/O are 5V tolerant  
• Supports hot insertion  
Allpins canbedrivenfromeither3.3Vor5Vdevices. This featureallows  
the use ofthese devices as translators ina mixed3.3V/5Vsupplysystem.  
Available in SOIC, SSOP, QSOP, and TSSOP packages  
DRIVE FEATURES:  
High Output Drivers: ±24mA  
• Reduced system switching noise  
APPLICATIONS:  
• 5V and 3.3V mixed voltage systems  
Data communication and telecommunication systems  
FUNCTIONALBLOCKDIAGRAM  
CE  
Ox  
Q
D
Dx  
CP  
C
TheIDTlogoisaregisteredtrademarkofIntegratedDeviceTechnology,Inc.  
INDUSTRIAL TEMPERATURE RANGE  
OCTOBER 1999  
1
© 1999 Integrated Device Technology, Inc.  
DSC-4589/2  

与74LVC377APY9相关器件

型号 品牌 获取价格 描述 数据表
74LVC377D NXP

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger
74LVC377D NEXPERIA

获取价格

Octal D-type flip-flop with data enable; positive-edge triggerProduction
74LVC377D,112 NXP

获取价格

74LVC377 - Octal D-type flip-flop with data enable; positive-edge trigger SOP 20-Pin
74LVC377D,118 NXP

获取价格

74LVC377 - Octal D-type flip-flop with data enable; positive-edge trigger SOP 20-Pin
74LVC377DB NXP

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger
74LVC377DB,112 NXP

获取价格

74LVC377 - Octal D-type flip-flop with data enable; positive-edge trigger SSOP2 20-Pin
74LVC377DB,118 NXP

获取价格

74LVC377 - Octal D-type flip-flop with data enable; positive-edge trigger SSOP2 20-Pin
74LVC377DB-T NXP

获取价格

IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 5.30 MM, PL
74LVC377D-T NXP

获取价格

IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 7.50 MM, PL
74LVC377PW NXP

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger