5秒后页面跳转
74LVC377PW-T PDF预览

74LVC377PW-T

更新时间: 2024-09-25 20:33:19
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
15页 118K
描述
IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20, FF/Latch

74LVC377PW-T 技术参数

Source Url Status Check Date:2013-06-14 00:00:00是否Rohs认证:符合
生命周期:Transferred零件包装代码:TSSOP
包装说明:4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.1Is Samacsys:N
其他特性:WITH HOLD MODE系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:125000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 V传播延迟(tpd):7.9 ns
认证状态:Not Qualified座面最大高度:1.1 mm
子类别:FF/Latches最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):1.2 V标称供电电压 (Vsup):2.7 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:NICKEL PALLADIUM GOLD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
触发器类型:POSITIVE EDGE宽度:4.4 mm
最小 fmax:150 MHzBase Number Matches:1

74LVC377PW-T 数据手册

 浏览型号74LVC377PW-T的Datasheet PDF文件第2页浏览型号74LVC377PW-T的Datasheet PDF文件第3页浏览型号74LVC377PW-T的Datasheet PDF文件第4页浏览型号74LVC377PW-T的Datasheet PDF文件第5页浏览型号74LVC377PW-T的Datasheet PDF文件第6页浏览型号74LVC377PW-T的Datasheet PDF文件第7页 
74LVC377  
Octal D-type flip-flop with data enable; positive-edge trigger  
Rev. 6 — 20 November 2012  
Product data sheet  
1. General description  
The 74LVC377 has eight edge-triggered D-type flip-flops with individual inputs (D) and  
outputs (Q). A common clock input (CP) loads all flip-flops simultaneously when data  
enable input (E) is LOW. The state of each D input, one set-up time before the  
LOW to HIGH clock transition, is transferred to the corresponding output (Qn) of the  
flip-flop. Input E must be stable only one set-up time prior to the LOW to HIGH transition  
for predictable operation.  
2. Features and benefits  
Wide supply voltage range from 1.2 V to 3.6 V  
Inputs accept voltages up to 5.5 V  
CMOS low power consumption  
Direct interface with TTL levels  
Output drive capability 50 transmission lines at 125 C  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and from 40 C to +125 C  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature  
range  
Name  
Description  
Version  
74LVC377D  
74LVC377DB  
74LVC377PW  
40 C to +125 C SO20  
40 C to +125 C SSOP20  
40 C to +125 C TSSOP20  
plastic small outline package; 20 leads;  
body width 7.5 mm  
SOT163-1  
SOT339-1  
SOT360-1  
plastic shrink small outline package; 20 leads;  
body width 5.3 mm  
plastic thin shrink small outline package; 20 leads;  
body width 4.4 mm  
 
 
 

与74LVC377PW-T相关器件

型号 品牌 获取价格 描述 数据表
74LVC38A NXP

获取价格

Quad 2-input NAND gate (open drain)
74LVC38ABQ NXP

获取价格

Quad 2-input NAND gate (open drain)
74LVC38ABQ,115 NXP

获取价格

74LVC38A - Quad 2-input NAND gate; open-drain QFN 14-Pin
74LVC38AD NXP

获取价格

Quad 2-input NAND gate (open drain)
74LVC38AD,112 NXP

获取价格

74LVC38A - Quad 2-input NAND gate; open-drain SOIC 14-Pin
74LVC38AD,118 NXP

获取价格

74LVC38A - Quad 2-input NAND gate; open-drain SOIC 14-Pin
74LVC38ADB NXP

获取价格

Quad 2-input NAND gate (open drain)
74LVC38ADC IDT

获取价格

NAND Gate, CMOS, PDSO14
74LVC38APG IDT

获取价格

NAND Gate, CMOS, PDSO14
74LVC38APW NXP

获取价格

Quad 2-input NAND gate (open drain)