5秒后页面跳转
74LVC377PW,112 PDF预览

74LVC377PW,112

更新时间: 2024-09-25 15:26:39
品牌 Logo 应用领域
恩智浦 - NXP 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
15页 118K
描述
74LVC377 - Octal D-type flip-flop with data enable; positive-edge trigger TSSOP2 20-Pin

74LVC377PW,112 技术参数

是否Rohs认证: 符合生命周期:Transferred
零件包装代码:TSSOP2包装说明:TSSOP, TSSOP20,.25
针数:20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.18
其他特性:WITH HOLD MODE系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G20JESD-609代码:e4
长度:6.5 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:125000000 Hz
最大I(ol):0.024 A湿度敏感等级:1
位数:8功能数量:1
端子数量:20最高工作温度:125 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP20,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):260电源:3.3 V
传播延迟(tpd):7.9 ns认证状态:Not Qualified
座面最大高度:1.1 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):1.2 V
标称供电电压 (Vsup):2.7 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:NICKEL PALLADIUM GOLD端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30触发器类型:POSITIVE EDGE
宽度:4.4 mm最小 fmax:150 MHz
Base Number Matches:1

74LVC377PW,112 数据手册

 浏览型号74LVC377PW,112的Datasheet PDF文件第2页浏览型号74LVC377PW,112的Datasheet PDF文件第3页浏览型号74LVC377PW,112的Datasheet PDF文件第4页浏览型号74LVC377PW,112的Datasheet PDF文件第5页浏览型号74LVC377PW,112的Datasheet PDF文件第6页浏览型号74LVC377PW,112的Datasheet PDF文件第7页 
74LVC377  
Octal D-type flip-flop with data enable; positive-edge trigger  
Rev. 6 — 20 November 2012  
Product data sheet  
1. General description  
The 74LVC377 has eight edge-triggered D-type flip-flops with individual inputs (D) and  
outputs (Q). A common clock input (CP) loads all flip-flops simultaneously when data  
enable input (E) is LOW. The state of each D input, one set-up time before the  
LOW to HIGH clock transition, is transferred to the corresponding output (Qn) of the  
flip-flop. Input E must be stable only one set-up time prior to the LOW to HIGH transition  
for predictable operation.  
2. Features and benefits  
Wide supply voltage range from 1.2 V to 3.6 V  
Inputs accept voltages up to 5.5 V  
CMOS low power consumption  
Direct interface with TTL levels  
Output drive capability 50 transmission lines at 125 C  
Complies with JEDEC standard:  
JESD8-7A (1.65 V to 1.95 V)  
JESD8-5A (2.3 V to 2.7 V)  
JESD8-C/JESD36 (2.7 V to 3.6 V)  
ESD protection:  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-B exceeds 200 V  
CDM JESD22-C101E exceeds 1000 V  
Specified from 40 C to +85 C and from 40 C to +125 C  
3. Ordering information  
Table 1.  
Ordering information  
Type number  
Package  
Temperature  
range  
Name  
Description  
Version  
74LVC377D  
74LVC377DB  
74LVC377PW  
40 C to +125 C SO20  
40 C to +125 C SSOP20  
40 C to +125 C TSSOP20  
plastic small outline package; 20 leads;  
body width 7.5 mm  
SOT163-1  
SOT339-1  
SOT360-1  
plastic shrink small outline package; 20 leads;  
body width 5.3 mm  
plastic thin shrink small outline package; 20 leads;  
body width 4.4 mm  
 
 
 

74LVC377PW,112 替代型号

型号 品牌 替代类型 描述 数据表
74LVC377D,118 NXP

完全替代

74LVC377 - Octal D-type flip-flop with data enable; positive-edge trigger SOP 20-Pin
74LVC377PW NXP

完全替代

Octal D-type flip-flop with data enable; positive-edge trigger
74LVC377D NXP

完全替代

Octal D-type flip-flop with data enable; positive-edge trigger

与74LVC377PW,112相关器件

型号 品牌 获取价格 描述 数据表
74LVC377PW,118 NXP

获取价格

74LVC377 - Octal D-type flip-flop with data enable; positive-edge trigger TSSOP2 20-Pin
74LVC377PWDH NXP

获取价格

Octal D-type flip-flop with data enable; positive-edge trigger
74LVC377PWDH-T NXP

获取价格

IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, PLASTIC, TS
74LVC377PW-T NXP

获取价格

IC LVC/LCX/Z SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, 4.40 MM, PL
74LVC38A NXP

获取价格

Quad 2-input NAND gate (open drain)
74LVC38ABQ NXP

获取价格

Quad 2-input NAND gate (open drain)
74LVC38ABQ,115 NXP

获取价格

74LVC38A - Quad 2-input NAND gate; open-drain QFN 14-Pin
74LVC38AD NXP

获取价格

Quad 2-input NAND gate (open drain)
74LVC38AD,112 NXP

获取价格

74LVC38A - Quad 2-input NAND gate; open-drain SOIC 14-Pin
74LVC38AD,118 NXP

获取价格

74LVC38A - Quad 2-input NAND gate; open-drain SOIC 14-Pin