5秒后页面跳转
74LVC2G07-Q100 PDF预览

74LVC2G07-Q100

更新时间: 2024-11-28 01:22:43
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
13页 779K
描述
Buffers with open-drain outputs

74LVC2G07-Q100 数据手册

 浏览型号74LVC2G07-Q100的Datasheet PDF文件第2页浏览型号74LVC2G07-Q100的Datasheet PDF文件第3页浏览型号74LVC2G07-Q100的Datasheet PDF文件第4页浏览型号74LVC2G07-Q100的Datasheet PDF文件第5页浏览型号74LVC2G07-Q100的Datasheet PDF文件第6页浏览型号74LVC2G07-Q100的Datasheet PDF文件第7页 
74LVC2G07-Q100  
Buffers with open-drain outputs  
Rev. 2 — 13 December 2016  
Product data sheet  
1. General description  
The 74LVC2G07-Q100 provides two non-inverting buffers.  
The output of this device is an open drain and can be connected to other open-drain  
outputs to implement active-LOW wired-OR or active-HIGH wired-AND functions.  
Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this  
device in a mixed 3.3 V and 5 V environment.  
Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and fall  
time.  
This device is fully specified for partial power-down applications using IOFF. The IOFF  
circuitry disables the output, preventing the damaging backflow current through the device  
when it is powered down.  
This product has been qualified to the Automotive Electronics Council (AEC) standard  
Q100 (Grade 1) and is suitable for use in automotive applications.  
2. Features and benefits  
Automotive product qualification in accordance with AEC-Q100 (Grade 1)  
Specified from 40 C to +85 C and from 40 C to +125 C  
Wide supply voltage range from 1.65 V to 5.5 V  
5 V tolerant input/output for interfacing with 5 V logic  
High noise immunity  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8-B/JESD36 (2.7 V to 3.6 V)  
24 mA output drive (VCC = 3.0 V)  
CMOS low power consumption  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Inputs accept voltages up to 5 V  
Multiple package options  
ESD protection:  
MIL-STD-883, method 3015 exceeds 2000 V  
HBM JESD22-A114F exceeds 2000 V  
MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 )  

与74LVC2G07-Q100相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G07W6 DIODES

获取价格

DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74LVC2G07W6-7 DIODES

获取价格

DUAL BUFFERS WITH OPEN DRAIN OUTPUTS
74LVC2G08 NXP

获取价格

Dual 2-input AND gate
74LVC2G08 PANASONIC

获取价格

Dual 2-input AND gate
74LVC2G08 DIODES

获取价格

DUAL 2-INPUT AND GATE
74LVC2G08 SGMICRO

获取价格

Dual 2-Input AND Gate
74LVC2G08_10 NXP

获取价格

Dual 2-input AND gate
74LVC2G08DC NXP

获取价格

Dual 2-input AND gate
74LVC2G08DC PANASONIC

获取价格

Dual 2-input AND gate
74LVC2G08DC NEXPERIA

获取价格

Dual 2-input AND gateProduction