74LVC2G08

更新时间： 2024-11-29 04:47:51

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

74LVC2G08 数据手册

74LVC2G08

Dual 2-input AND gate

Rev. 06 — 4 September 2007

Product data sheet

1. General description

The 74LVC2G08 provides a 2-input AND gate function.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these

devices as translators in a mixed 3.3 V and 5 V environment.

This device is fully speciﬁed for partial power-down applications using I_OFF. The I_OFF

circuitry disables the output, preventing the damaging backﬂow current through the device

when it is powered down.

2. Features

■ Wide supply voltage range from 1.65 V to 5.5 V

■ 5 V tolerant outputs for interfacing with 5 V logic

■ High noise immunity

■ ±24 mA output drive (V_CC= 3.0 V)

■ CMOS low power consumption

■ Complies with JEDEC standard:

◆ JESD8-7 (1.65 V to 1.95 V)

◆ JESD8-5 (2.3 V to 2.7 V)

◆ JESD8-B/JESD36 (2.7 V to 3.6 V)

■ Latch-up performance exceeds 250 mA

■ Direct interface with TTL levels

■ Inputs accept voltages up to 5 V

■ ESD protection:

◆ HBM EIA/JESD22-A114E exceeds 2000 V

◆ MM EIA/JESD22-A115-A exceeds 200 V

■ Multiple package options

■ Speciﬁed from −40 °C to +85 °C and −40 °C to +125 °C

12 3 4 5 6 7...15

中文翻译

下载PDF

型号	品牌	获取价格	描述	数据表
74LVC2G08_10	NXP	获取价格	Dual 2-input AND gate
74LVC2G08DC	NXP	获取价格	Dual 2-input AND gate
74LVC2G08DC	PANASONIC	获取价格	Dual 2-input AND gate
74LVC2G08DC	NEXPERIA	获取价格	Dual 2-input AND gateProduction
74LVC2G08DC,125	NXP	获取价格	74LVC2G08 - Dual 2-input AND gate SSOP 8-Pin
74LVC2G08DC-Q100	NEXPERIA	获取价格	Dual 2-input AND gate
74LVC2G08DP	PHILIPS	获取价格	AND Gate, CMOS, PDSO8,
74LVC2G08DP	NEXPERIA	获取价格	Dual 2-input AND gateProduction
74LVC2G08DP	PANASONIC	获取价格	Dual 2-input AND gate
74LVC2G08DP	NXP	获取价格	Dual 2-input AND gate