5秒后页面跳转
74LVC2G07W6-7 PDF预览

74LVC2G07W6-7

更新时间: 2024-11-27 12:20:23
品牌 Logo 应用领域
美台 - DIODES 栅极触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
9页 256K
描述
DUAL BUFFERS WITH OPEN DRAIN OUTPUTS

74LVC2G07W6-7 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:SOT
包装说明:GREEN, SOT-26, 6 PIN针数:6
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:19 weeks风险等级:1.53
Is Samacsys:N系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G6JESD-609代码:e3
长度:2.85 mm负载电容(CL):50 pF
逻辑集成电路类型:BUFFER最大I(ol):0.024 A
湿度敏感等级:1功能数量:2
输入次数:1端子数量:6
最高工作温度:125 °C最低工作温度:-40 °C
输出特性:OPEN-DRAIN封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:TSOP6,.11,37
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):260
电源:3.3 VProp。Delay @ Nom-Sup:4.7 ns
传播延迟(tpd):8.4 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:1.35 mm
子类别:Gate最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Matte Tin (Sn)
端子形式:GULL WING端子节距:0.95 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:1.6 mmBase Number Matches:1

74LVC2G07W6-7 数据手册

 浏览型号74LVC2G07W6-7的Datasheet PDF文件第2页浏览型号74LVC2G07W6-7的Datasheet PDF文件第3页浏览型号74LVC2G07W6-7的Datasheet PDF文件第4页浏览型号74LVC2G07W6-7的Datasheet PDF文件第5页浏览型号74LVC2G07W6-7的Datasheet PDF文件第6页浏览型号74LVC2G07W6-7的Datasheet PDF文件第7页 
74LVC2G07  
DUAL BUFFERS WITH OPEN DRAIN OUTPUTS  
Description  
Pin Assignments  
The 74LVC2G07 is a dual buffer gate with open drain  
outputs. The device is designed for operation with a power  
supply range of 1.65V to 5.5V. The input is tolerant to 5.5V  
allowing this device to be used in a mixed voltage  
environment. The device is fully specified for partial power  
down applications using IOFF. The IOFF circuitry disables the  
output preventing damaging current backflow when the  
device is powered down. The open-drain output can be  
connected to other open drain outputs to implement active-  
low wired-OR or active-high wired-AND functions. The  
maximum sink current is 32 mA.  
(Top View)  
1A  
GND  
2A  
1
2
3
6 1Y  
5 VCC  
4 2Y  
SOT26/SOT363  
(Top View)  
1A  
1Y  
VCC  
2Y  
1
2
3
6
5
4
GND  
2A  
DFN1010  
Features  
Applications  
Wide Supply Voltage Range from 1.65V to 5.5V  
-24mA Output Drive at 3.0V  
Voltage Level Shifting  
General Purpose Logic  
Power Down Signal Isolation  
CMOS low power consumption  
IOFF Supports Partial-Power-Down Mode Operation  
Inputs accept up to 5.5V  
Wide array of products such as:  
o
o
o
o
o
PCs, networking, notebooks, netbooks, PDAs  
Computer peripherals, hard drives, CD/DVD ROM  
TV, DVD, DVR, set top box  
ESD Protection Tested per JESD 22  
o
o
o
Exceeds 200-V Machine Model (A115-A)  
Exceeds 2000-V Human Body Model (A114-A)  
Exceeds 1000-V Charged Device Model (C101)  
Cell Phones, Personal Navigation / GPS  
MP3 players ,Cameras, Video Recorders  
Latch-Up Exceeds 100mA per JESD 78, Class II  
Range of Package Options  
SOT26, SOT363, and DFN1010 Available in “Green”  
Molding Compound (no Br, Sb)  
Lead Free Finish/ RoHS Compliant (Note 1)  
Notes: 1. EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at  
http://www.diodes.com/products/lead_free.html.  
1 of 9  
www.diodes.com  
June 2011  
© Diodes Incorporated  
74LVC2G07  
Document number: DS35162 Rev. 3 - 2  

与74LVC2G07W6-7相关器件

型号 品牌 获取价格 描述 数据表
74LVC2G08 NXP

获取价格

Dual 2-input AND gate
74LVC2G08 PANASONIC

获取价格

Dual 2-input AND gate
74LVC2G08 DIODES

获取价格

DUAL 2-INPUT AND GATE
74LVC2G08 SGMICRO

获取价格

Dual 2-Input AND Gate
74LVC2G08_10 NXP

获取价格

Dual 2-input AND gate
74LVC2G08DC NXP

获取价格

Dual 2-input AND gate
74LVC2G08DC PANASONIC

获取价格

Dual 2-input AND gate
74LVC2G08DC NEXPERIA

获取价格

Dual 2-input AND gateProduction
74LVC2G08DC,125 NXP

获取价格

74LVC2G08 - Dual 2-input AND gate SSOP 8-Pin
74LVC2G08DC-Q100 NEXPERIA

获取价格

Dual 2-input AND gate