5秒后页面跳转
74LVC1G17GV PDF预览

74LVC1G17GV

更新时间: 2024-11-21 11:10:51
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
19页 280K
描述
Single Schmitt trigger bufferProduction

74LVC1G17GV 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:TSOP,Reach Compliance Code:compliant
风险等级:5.29系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G5JESD-609代码:e3
长度:2.9 mm逻辑集成电路类型:BUFFER
湿度敏感等级:1功能数量:1
输入次数:1端子数量:5
最高工作温度:125 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度):260传播延迟(tpd):14 ns
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.95 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:1.5 mm

74LVC1G17GV 数据手册

 浏览型号74LVC1G17GV的Datasheet PDF文件第2页浏览型号74LVC1G17GV的Datasheet PDF文件第3页浏览型号74LVC1G17GV的Datasheet PDF文件第4页浏览型号74LVC1G17GV的Datasheet PDF文件第5页浏览型号74LVC1G17GV的Datasheet PDF文件第6页浏览型号74LVC1G17GV的Datasheet PDF文件第7页 
74LVC1G17  
Single Schmitt trigger buffer  
Rev. 14 — 14 January 2022  
Product data sheet  
1. General description  
The 74LVC1G17 is a single buffer Schmitt-trigger. Inputs can be driven from either 3.3 V or  
5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V  
environments. This device is fully specified for partial power down applications using IOFF. The  
IOFF circuitry disables the output, preventing the potentially damaging backflow current through the  
device when it is powered down.  
2. Features and benefits  
Wide supply voltage range from 1.65 V to 5.5 V  
Overvoltage tolerant inputs to 5.5 V  
High noise immunity  
CMOS low power dissipation  
IOFF circuitry provides partial Power-down mode operation  
±24 mA output drive (VCC = 3.0 V)  
Latch-up performance exceeds 250 mA  
Direct interface with TTL levels  
Unlimited rise and fall times  
Complies with JEDEC standard:  
JESD8-7 (1.65 V to 1.95 V)  
JESD8-5 (2.3 V to 2.7 V)  
JESD8C (2.7 V to 3.6 V)  
JESD36 (4.5 V to 5.5 V)  
ESD protection:  
HBM: ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2000 V  
MM: JESD22-A115-A exceeds 200 V  
Multiple package options  
Specified from -40 °C to +85 °C and -40 °C to +125 °C.  
 
 

74LVC1G17GV 替代型号

型号 品牌 替代类型 描述 数据表
74LVC1G17GW NEXPERIA

完全替代

Single Schmitt trigger bufferProduction

与74LVC1G17GV相关器件

型号 品牌 获取价格 描述 数据表
74LVC1G17GV,125 NXP

获取价格

74LVC1G17 - Single Schmitt trigger buffer TSOP 5-Pin
74LVC1G17GV-Q100 NEXPERIA

获取价格

Single Schmitt trigger bufferProduction
74LVC1G17GV-Q100,1 NXP

获取价格

74LVC1G17-Q100 - Single Schmitt trigger buffer TSOP 5-Pin
74LVC1G17GV-Q100,125 NXP

获取价格

Buffer, LVC/LCX/Z Series, 1-Func, 1-Input, CMOS, PDSO5
74LVC1G17GW NXP

获取价格

Single Schmitt-trigger buffer
74LVC1G17GW NEXPERIA

获取价格

Single Schmitt trigger bufferProduction
74LVC1G17GW-Q100 NEXPERIA

获取价格

Single Schmitt trigger bufferProduction
74LVC1G17GW-Q100 NXP

获取价格

LVC/LCX/Z SERIES, 1-INPUT NON-INVERT GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT353
74LVC1G17GW-Q100,1 NXP

获取价格

74LVC1G17-Q100 - Single Schmitt trigger buffer TSSOP 5-Pin
74LVC1G17GX NXP

获取价格

Single Schmitt trigger buffer