5秒后页面跳转
74LS74 PDF预览

74LS74

更新时间: 2024-11-16 22:53:19
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器
页数 文件大小 规格书
6页 70K
描述
Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

74LS74 数据手册

 浏览型号74LS74的Datasheet PDF文件第2页浏览型号74LS74的Datasheet PDF文件第3页浏览型号74LS74的Datasheet PDF文件第4页浏览型号74LS74的Datasheet PDF文件第5页浏览型号74LS74的Datasheet PDF文件第6页 
August 1986  
Revised March 2000  
DM74LS74A  
Dual Positive-Edge-Triggered D Flip-Flops with  
Preset, Clear and Complementary Outputs  
General Description  
This device contains two independent positive-edge-trig-  
gered D flip-flops with complementary outputs. The infor-  
mation on the D input is accepted by the flip-flops on the  
positive going edge of the clock pulse. The triggering  
occurs at a voltage level and is not directly related to the  
transition time of the rising edge of the clock. The data on  
the D input may be changed while the clock is LOW or  
HIGH without affecting the outputs as long as the data  
setup and hold times are not violated. A low logic level on  
the preset or clear inputs will set or reset the outputs  
regardless of the logic levels of the other inputs.  
Ordering Code:  
Order Number Package Number  
Package Description  
DM74LS74AM  
DM74LS85ASJ  
DM74LS74AN  
M14A  
M14D  
N14A  
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow  
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Connection Diagram  
Function Table  
Inputs  
Outputs  
PR  
L
CLR  
CLK  
X
D
X
X
X
H
L
Q
H
L
Q
L
H
L
H
L
X
H
L
X
H (Note 1) H (Note 1)  
H
H
H
H
H
H
H
L
L
H
L
X
Q0  
Q0  
H = HIGH Logic Level  
X = Either LOW or HIGH Logic Level  
L = LOW Logic Level  
↑ = Positive-going Transition  
Q
= The output logic level of Q before the indicated input conditions were  
0
established.  
Note 1: This configuration is nonstable; that is, it will not persist when either  
the preset and/or clear inputs return to their inactive (HIGH) level.  
© 2000 Fairchild Semiconductor Corporation  
DS006373  
www.fairchildsemi.com  

与74LS74相关器件

型号 品牌 获取价格 描述 数据表
74LS74A TI

获取价格

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
74LS74ADC ROCHESTER

获取价格

D Flip-Flop
74LS74ADCQR FAIRCHILD

获取价格

D Flip-Flop, 2-Func, Positive Edge Triggered, TTL, CDIP14,
74LS74AN NXP

获取价格

IC LS SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLAS
74LS74APC ETC

获取价格

Dual D-Type Flip-Flop
74LS74APCQM FAIRCHILD

获取价格

D Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP14,
74LS74APCQM ROCHESTER

获取价格

D Flip-Flop
74LS74APCQR FAIRCHILD

获取价格

D Flip-Flop, 2-Func, Positive Edge Triggered, TTL, PDIP14,
74LS74APCQR ROCHESTER

获取价格

D Flip-Flop
74LS74ASC ROCHESTER

获取价格

D Flip-Flop