生命周期: | Obsolete | 包装说明: | , |
Reach Compliance Code: | unknown | 风险等级: | 5.32 |
地址总线宽度: | 18 | 边界扫描: | NO |
外部数据总线宽度: | JESD-30 代码: | R-PDIP-T40 | |
低功率模式: | NO | 区块数量: | 1 |
端子数量: | 40 | 最高工作温度: | 70 °C |
最低工作温度: | 封装主体材料: | PLASTIC/EPOXY | |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
认证状态: | Not Qualified | 最大供电电压: | 5.25 V |
最小供电电压: | 4.75 V | 标称供电电压: | 5 V |
表面贴装: | NO | 技术: | TTL |
温度等级: | COMMERCIAL | 端子形式: | THROUGH-HOLE |
端子位置: | DUAL | uPs/uCs/外围集成电路类型: | MEMORY CONTROLLER, DRAM |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
74LS76B | NXP |
获取价格 |
J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT | |
74LS76DCQM | FAIRCHILD |
获取价格 |
Jbar-Kbar Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP16, | |
74LS76DCQR | FAIRCHILD |
获取价格 |
Jbar-Kbar Flip-Flop, 2-Func, Negative Edge Triggered, TTL, CDIP16, | |
74LS76F | NXP |
获取价格 |
J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT | |
74LS76PC | FAIRCHILD |
获取价格 |
J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TT | |
74LS77 | MOTOROLA |
获取价格 |
4-BIT D LATCH LOW POWER SCHOTTKY | |
74LS77 | FREESCALE |
获取价格 |
4-BIT D LATCH LOW POWER SCHOTTKY | |
74LS77NA+1 | RAYTHEON |
获取价格 |
D Latch, 1-Func, 4-Bit, TTL, PDIP14, | |
74LS77NA+2 | RAYTHEON |
获取价格 |
D Latch, 1-Func, 4-Bit, TTL, PDIP14, | |
74LS78A | NXP |
获取价格 |
IC LS SERIES, NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, FF/Latc |