5秒后页面跳转
74F524SCX PDF预览

74F524SCX

更新时间: 2024-09-19 23:24:07
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 运算电路逻辑集成电路光电二极管
页数 文件大小 规格书
9页 77K
描述
Magnitude Comparator

74F524SCX 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:0.300 INCH, MS-013, SOIC-20
针数:20Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.73
Is Samacsys:N其他特性:WITH ARITHMETIC COMPARISON; WITH REGISTER READ, SHIFT AND HOLD MODE
系列:F/FASTJESD-30 代码:R-PDSO-G20
JESD-609代码:e0长度:12.8 mm
逻辑集成电路类型:MAGNITUDE COMPARATOR位数:8
功能数量:1端子数量:20
最高工作温度:70 °C最低工作温度:
输出特性:OPEN-COLLECTOR输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP20,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE电源:5 V
传播延迟(tpd):17.5 ns认证状态:Not Qualified
座面最大高度:2.65 mm子类别:Arithmetic Circuits
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
宽度:7.5 mmBase Number Matches:1

74F524SCX 数据手册

 浏览型号74F524SCX的Datasheet PDF文件第2页浏览型号74F524SCX的Datasheet PDF文件第3页浏览型号74F524SCX的Datasheet PDF文件第4页浏览型号74F524SCX的Datasheet PDF文件第5页浏览型号74F524SCX的Datasheet PDF文件第6页浏览型号74F524SCX的Datasheet PDF文件第7页 
April 1988  
Revised August 1999  
74F524  
8-Bit Registered Comparator  
General Description  
Features  
The 74F524 is an 8-bit bidirectional register with parallel  
input and output plus serial input and output progressing  
from LSB to MSB. All data inputs, serial and parallel, are  
loaded by the rising edge of the input clock. The device  
functions are controlled by two control lines (S0, S1) to exe-  
8-Bit bidirectional register with bus-oriented input-output  
Independent serial input-output to register  
Register bus comparator with “equal to”, “greater than”  
and “less than” outputs  
Cascadable in groups of eight bits  
cute shift, load, hold and read out.  
Open-collector comparator outputs for AND-wired  
expansion  
An 8-bit comparator examines the data stored in the regis-  
ters and on the data bus. Three true-HIGH, open-collector  
outputs representing “register equal to bus”, “register  
greater than bus” and “register less than bus” are provided.  
These outputs can be disabled to the OFF state by the use  
of Status Enable (SE). A mode control has also been pro-  
vided to allow twos complement as well as magnitude com-  
pare. Linking inputs are provided for expansion to longer  
words.  
Twos complement or magnitude compare  
Ordering Code:  
Order Number Package Number  
Package Description  
74F524SC  
74F524PC  
M20B  
N20A  
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide  
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
© 1999 Fairchild Semiconductor Corporation  
DS009546  
www.fairchildsemi.com  

与74F524SCX相关器件

型号 品牌 获取价格 描述 数据表
74F524SDC FAIRCHILD

获取价格

暂无描述
74F524SDCQR FAIRCHILD

获取价格

Magnitude Comparator, F/FAST Series, 8-Bit, True Output, TTL, CDIP20, SLIM, CERAMIC, DIP-2
74F524SPC FAIRCHILD

获取价格

Magnitude Comparator, F/FAST Series, 8-Bit, True Output, TTL, PDIP20, SLIM, PLASTIC, DIP-2
74F524SPCQR FAIRCHILD

获取价格

Magnitude Comparator, F/FAST Series, 8-Bit, True Output, TTL, PDIP20, SLIM, PLASTIC, DIP-2
74F524VCQR FAIRCHILD

获取价格

Magnitude Comparator, F/FAST Series, 8-Bit, True Output, TTL, PDSO20, 0.300 INCH, SOIC-20
74F525 NSC

获取价格

Programmable Counter
74F525DC FAIRCHILD

获取价格

Divide By N Counter, F/FAST Series, Asynchronous, Positive Edge Triggered, Down Direction,
74F525DCQR TI

获取价格

F/FAST SERIES, ASYN POSITIVE EDGE TRIGGERED DOWN DIVIDE BYN COUNTER, CDIP28, CERAMIC, DIP-
74F525FCQR TI

获取价格

F/FAST SERIES, ASYN POSITIVE EDGE TRIGGERED DOWN DIVIDE BYN COUNTER, CDFP28, FP-28
74F525L1C FAIRCHILD

获取价格

Divide By N Counter, F/FAST Series, Asynchronous, Positive Edge Triggered, Down Direction,