5秒后页面跳转
74AUP1G3208GN,132 PDF预览

74AUP1G3208GN,132

更新时间: 2024-01-04 22:37:54
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
19页 195K
描述
74AUP1G3208 - Low-power 3-input OR-AND gate SON 6-Pin

74AUP1G3208GN,132 技术参数

生命周期:Active零件包装代码:SON
包装说明:SON,针数:6
Reach Compliance Code:compliant风险等级:5.67
系列:AUP/ULP/VJESD-30 代码:R-PDSO-N6
JESD-609代码:e3长度:1 mm
逻辑集成电路类型:OR-AND GATE湿度敏感等级:1
功能数量:1输入次数:3
端子数量:6最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SON封装形状:RECTANGULAR
封装形式:SMALL OUTLINE传播延迟(tpd):20.1 ns
座面最大高度:0.35 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):0.8 V标称供电电压 (Vsup):1.1 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Tin (Sn)
端子形式:NO LEAD端子节距:0.3 mm
端子位置:DUAL宽度:0.9 mm
Base Number Matches:1

74AUP1G3208GN,132 数据手册

 浏览型号74AUP1G3208GN,132的Datasheet PDF文件第5页浏览型号74AUP1G3208GN,132的Datasheet PDF文件第6页浏览型号74AUP1G3208GN,132的Datasheet PDF文件第7页浏览型号74AUP1G3208GN,132的Datasheet PDF文件第9页浏览型号74AUP1G3208GN,132的Datasheet PDF文件第10页浏览型号74AUP1G3208GN,132的Datasheet PDF文件第11页 
74AUP1G3208  
NXP Semiconductors  
Low-power 3-input OR-AND gate  
11. Dynamic characteristics  
Table 9.  
Dynamic characteristics  
Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10.  
Symbol Parameter  
Conditions  
25 °C  
40 °C to +125 °C  
Unit  
Min Typ[1] Max  
Min  
Max  
Max  
(85 °C) (125 °C)  
CL = 5 pF  
[2]  
[2]  
[2]  
[2]  
tpd  
propagation delay A, B or C to Y; see Figure 9  
VCC = 0.8 V  
-
18.5  
5.4  
3.8  
3.1  
2.4  
2.2  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
2.2  
1.9  
1.5  
1.3  
1.2  
10.6  
6.4  
5.1  
3.7  
3.2  
2.2  
1.8  
1.4  
1.2  
1.1  
10.9  
6.9  
5.6  
4.1  
3.4  
11.1  
7.2  
5.9  
4.4  
3.6  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
CL = 10 pF  
tpd  
propagation delay A, B or C to Y; see Figure 9  
VCC = 0.8 V  
-
22.1  
6.3  
4.4  
3.6  
3.0  
2.7  
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
2.6  
2.3  
2.0  
1.7  
1.6  
12.4  
7.4  
5.9  
4.4  
3.9  
2.5  
2.1  
1.8  
1.6  
1.4  
12.8  
8.0  
6.4  
4.8  
4.2  
13.1  
8.4  
6.8  
5.1  
4.4  
CL = 15 pF  
tpd  
propagation delay A, B or C to Y; see Figure 9  
VCC = 0.8 V  
-
25.6  
7.1  
5.0  
4.1  
3.4  
3.2  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
3.0  
2.6  
2.2  
2.0  
1.9  
14.1  
8.4  
6.7  
5.0  
4.5  
2.8  
2.4  
2.1  
1.9  
1.7  
14.6  
9.1  
7.4  
5.5  
4.8  
14.9  
9.5  
7.8  
5.9  
5.0  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
CL = 30 pF  
tpd  
propagation delay A, B or C to Y; see Figure 9  
VCC = 0.8 V  
-
34.1  
9.3  
6.5  
5.4  
4.5  
4.3  
-
-
-
-
ns  
ns  
ns  
ns  
ns  
ns  
VCC = 1.1 V to 1.3 V  
VCC = 1.4 V to 1.6 V  
VCC = 1.65 V to 1.95 V  
VCC = 2.3 V to 2.7 V  
VCC = 3.0 V to 3.6 V  
3.9  
3.4  
3.0  
2.8  
2.6  
18.9  
11.0  
8.9  
6.5  
5.8  
3.7  
3.2  
2.9  
2.6  
2.4  
19.7  
12.1  
9.7  
20.1  
12.7  
10.3  
7.5  
7.1  
6.4  
6.7  
74AUP1G3208  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2012. All rights reserved.  
Product data sheet  
Rev. 5 — 22 June 2012  
8 of 19  
 

与74AUP1G3208GN,132相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G3208GS NEXPERIA Low-power 3-input OR-AND gateProduction

获取价格

74AUP1G3208GS NXP Low-power 3-input OR-AND gate

获取价格

74AUP1G3208GS,132 NXP 74AUP1G3208 - Low-power 3-input OR-AND gate

获取价格

74AUP1G3208GW NXP Low-power 3-input OR-AND gate

获取价格

74AUP1G3208GW NEXPERIA Low-power 3-input OR-AND gateProduction

获取价格

74AUP1G3208GW,125 NXP 74AUP1G3208 - Low-power 3-input OR-AND gate TSSOP 6-Pin

获取价格