Datasheet > 74AUP1G32GS,132

74AUP1G32GS,132

更新时间： 2024-01-05 01:02:41

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

74AUP1G32GS,132 技术参数

74AUP1G32

Low-power 2-input OR-gate

Rev. 7 — 8 July 2013

Product data sheet

1. General description

The 74AUP1G32 provides the single 2-input OR function.

Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

times across the entire V_CCrange from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entire

V_CCrange from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using I_OFF

The I_OFFcircuitry disables the output, preventing the damaging backflow current through

the device when it is powered down.

2. Features and benefits

 Wide supply voltage range from 0.8 V to 3.6 V

 High noise immunity

 Complies with JEDEC standards:

 JESD8-12 (0.8 V to 1.3 V)

 JESD8-11 (0.9 V to 1.65 V)

 JESD8-7 (1.2 V to 1.95 V)

 JESD8-5 (1.8 V to 2.7 V)

 JESD8-B (2.7 V to 3.6 V)

 ESD protection:

 HBM JESD22-A114F Class 3A exceeds 5000 V

 MM JESD22-A115-A exceeds 200 V

 CDM JESD22-C101E exceeds 1000 V

 Low static power consumption; I_CC= 0.9 A (maximum)

 Latch-up performance exceeds 100 mA per JESD 78 Class II

 Inputs accept voltages up to 3.6 V

 Low noise overshoot and undershoot < 10 % of V_CC

 I_OFFcircuitry provides partial power-down mode operation

 Multiple package options

 Specified from 40 C to +85 C and 40 C to +125 C

12 3 4 5 6 7...21

下载PDF

型号	品牌	描述	获取价格	数据表
74AUP1G32GW	NXP	Low-power 2-input OR gate	获取价格
74AUP1G32GW	NEXPERIA	Low-power 2-input OR-gateProduction	获取价格
74AUP1G32GW,125	NXP	74AUP1G32 - Low-power 2-input OR-gate TSSOP 5-Pin	获取价格
74AUP1G32GW/DG,125	NXP	IC AUP/ULP/V SERIES, 2-INPUT OR GATE, PDSO5, 1.25 MM, PLASTIC, MO-203, SC-88A, SOT-353-1,	获取价格
74AUP1G32GW-Q100	NEXPERIA	Low-power 2-input OR-gate	获取价格
74AUP1G32GW-Q100,125	NXP	OR Gate, AUP/ULP/V Series, 1-Func, 2-Input, CMOS, PDSO5	获取价格