Datasheet > 74AUP1G07SE-7

74AUP1G07SE-7

更新时间： 2024-02-14 21:00:23

品牌	Logo	应用领域
美台 - DIODES		驱动器输出元件
页数	文件大小	规格书
11页	212K
描述
SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G07SE-7 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Active	零件包装代码：	SOT-353
包装说明：	TSSOP,	针数：	5
Reach Compliance Code：	compliant	HTS代码：	8542.39.00.01
Factory Lead Time：	23 weeks	风险等级：	1.57
系列：	AUP/ULP/V	JESD-30 代码：	R-PDSO-G5
JESD-609代码：	e3	长度：	2.15 mm
逻辑集成电路类型：	BUFFER	湿度敏感等级：	1
功能数量：	1	输入次数：	1
端子数量：	5	最高工作温度：	125 °C
最低工作温度：	-40 °C	输出特性：	OPEN-DRAIN
封装主体材料：	PLASTIC/EPOXY	封装代码：	TSSOP
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：	260	传播延迟（tpd）：	20.7 ns
座面最大高度：	1.1 mm	最大供电电压 (Vsup)：	3.6 V
最小供电电压 (Vsup)：	0.8 V	标称供电电压 (Vsup)：	3 V
表面贴装：	YES	技术：	CMOS
温度等级：	AUTOMOTIVE	端子面层：	Matte Tin (Sn)
端子形式：	GULL WING	端子节距：	0.65 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	40
宽度：	1.3 mm	Base Number Matches：	1

74AUP1G07SE-7 数据手册

74AUP1G07

SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT

Description

Pin Assignments

The Advanced Ultra Low Power (AUP) CMOS logic family is designed

for low power and extended battery life in portable applications.

The 74AUP1G07 is a single buffer gate with an open drain output

designed for operation over a power supply range of 0.8V to 3.6V.

The device is fully specified for partial power down applications using

I_OFF. The I_OFFcircuitry disables the output preventing damaging

current backflow when the device is powered down. The gate

performs the positive Boolean function:

Y = A

Features

•

Advanced Ultra Low Power (AUP) CMOS

Supply Voltage Range from 0.8V to 3.6V

4 mA Output Drive at 3.0V

Low Static power consumption

I_CC< 0.9µA

Low Dynamic Power Consumption

_PD= 6pF (Typical at 3.6V)

•

Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for

Slower Input Rise and Fall Time. The hysteresis is typically

250 mV at V_CC= 3.0V

•

I_OFFSupports Partial-Power-Down Mode Operation

ESD Protection Exceeds JESD 22

2000-V Human Body Model (A114-A)

Exceeds 1000-V Charged Device Model (C101C)

•

Latch-Up Exceeds 100mA per JESD 78, Class II

Range of Package Options SOT353, DFN1410, and DFN1010

Leadless packages per JESD30E

DFN1010 denoted as X2-DFN1010-6

DFN1014 denoted as X2-DFN1014-6

Applications

•

Suited for battery and low power needs

Wide array of products such as:

Tablets, E-readers

•

Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)

Halogen and Antimony Free. “Green” Device (Note 3)

Cell Phones, Personal Navigation / GPS

MP3 players ,Cameras, Video Recorders

PCs ultrabooks, notebooks, netbooks,

Computer peripherals, hard drives, CD/DVD ROM

TV, DVD, DVR, set top box

Notes:

1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.

2. See http://www.diodes.com for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free.

3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and

<1000ppm antimony compounds.

Click here for ordering information, located at the end of datasheet

1 of 11

www.diodes.com

August 2012

74AUP1G07

Document number: DS35149 Rev. 1 - 2

12 3 4 5 6 7...11

下载PDF

与74AUP1G07SE-7相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G08	NXP	Low-power 2-input AND gate	获取价格
74AUP1G08	DIODES	SINGLE 2 INPUT POSITIVE AND GATE	获取价格
74AUP1G0832	NXP	Low-power 3-input AND-OR gate	获取价格
74AUP1G0832GF	NXP	Low-power 3-input AND-OR gate	获取价格
74AUP1G0832GM	NXP	Low-power 3-input AND-OR gate	获取价格
74AUP1G0832GM	NEXPERIA	Low-power 3-input AND-OR gateProduction	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP1G07SE-7

74AUP1G07SE-7 技术参数

74AUP1G07SE-7 数据手册

与74AUP1G07SE-7相关器件

与74AUP1G07SE-7相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74AUP1G07SE-7

74AUP1G07SE-7 技术参数

74AUP1G07SE-7 数据手册

与74AUP1G07SE-7相关器件

与74AUP1G07SE-7相关文章

您还可以找

您在本页遇到什么问题？