5秒后页面跳转
捷配首页

Datasheet > 74AUP1G07SE-7
74AUP1G07SE-7 PDF预览

74AUP1G07SE-7

更新时间： 2024-11-29 12:23:19
品牌 Logo 应用领域
美台 - DIODES 驱动器输出元件
页数 文件大小 规格书
11页 212K
描述
SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT

阅读下载

中文翻译

获取价格

74AUP1G07SE-7 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Active零件包装代码：SOT-353
包装说明：TSSOP,针数：5
Reach Compliance Code：compliantHTS代码：8542.39.00.01
Factory Lead Time：23 weeks风险等级：1.57
系列：AUP/ULP/VJESD-30 代码：R-PDSO-G5
JESD-609代码：e3长度：2.15 mm
逻辑集成电路类型：BUFFER湿度敏感等级：1
功能数量：1输入次数：1
端子数量：5最高工作温度：125 °C
最低工作温度：-40 °C输出特性：OPEN-DRAIN
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260传播延迟（tpd）：20.7 ns
座面最大高度：1.1 mm最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：0.8 V标称供电电压 (Vsup)：3 V
表面贴装：YES技术：CMOS
温度等级：AUTOMOTIVE端子面层：Matte Tin (Sn)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：40
宽度：1.3 mmBase Number Matches：1

74AUP1G07SE-7 数据手册

 浏览型号74AUP1G07SE-7的Datasheet PDF文件第2页浏览型号74AUP1G07SE-7的Datasheet PDF文件第3页浏览型号74AUP1G07SE-7的Datasheet PDF文件第4页浏览型号74AUP1G07SE-7的Datasheet PDF文件第5页浏览型号74AUP1G07SE-7的Datasheet PDF文件第6页浏览型号74AUP1G07SE-7的Datasheet PDF文件第7页 
74AUP1G07  
SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT  
Description  
Pin Assignments  
The Advanced Ultra Low Power (AUP) CMOS logic family is designed  
for low power and extended battery life in portable applications.  
The 74AUP1G07 is a single buffer gate with an open drain output  
designed for operation over a power supply range of 0.8V to 3.6V.  
The device is fully specified for partial power down applications using  
IOFF. The IOFF circuitry disables the output preventing damaging  
current backflow when the device is powered down. The gate  
performs the positive Boolean function:  
Y = A  
Features  
•
•
•
•
Advanced Ultra Low Power (AUP) CMOS  
Supply Voltage Range from 0.8V to 3.6V  
4 mA Output Drive at 3.0V  
Low Static power consumption  
ƒ
ICC < 0.9µA  
Low Dynamic Power Consumption  
PD = 6pF (Typical at 3.6V)  
•
•
ƒ
C
Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for  
Slower Input Rise and Fall Time. The hysteresis is typically  
250 mV at VCC = 3.0V  
•
•
IOFF Supports Partial-Power-Down Mode Operation  
ESD Protection Exceeds JESD 22  
ƒ
ƒ
2000-V Human Body Model (A114-A)  
Exceeds 1000-V Charged Device Model (C101C)  
•
•
•
Latch-Up Exceeds 100mA per JESD 78, Class II  
Range of Package Options SOT353, DFN1410, and DFN1010  
Leadless packages per JESD30E  
ƒ
ƒ
DFN1010 denoted as X2-DFN1010-6  
DFN1014 denoted as X2-DFN1014-6  
Applications  
•
•
•
Suited for battery and low power needs  
Wide array of products such as:  
Tablets, E-readers  
•
•
Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)  
Halogen and Antimony Free. “Green” Device (Note 3)  
ƒ
ƒ
ƒ
ƒ
ƒ
Cell Phones, Personal Navigation / GPS  
MP3 players ,Cameras, Video Recorders  
PCs ultrabooks, notebooks, netbooks,  
Computer peripherals, hard drives, CD/DVD ROM  
TV, DVD, DVR, set top box  
Notes:  
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant.  
2. See http://www.diodes.com for more information about Diodes Incorporated’s definitions of Halogen- and Antimony-free, "Green" and Lead-free.  
3. Halogen- and Antimony-free "Green” products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and  
<1000ppm antimony compounds.  
Click here for ordering information, located at the end of datasheet  
1 of 11  
www.diodes.com  
August 2012  
© Diodes Incorporated  
74AUP1G07  
Document number: DS35149 Rev. 1 - 2  
1234567...11

中文翻译

下载PDF

与74AUP1G07SE-7相关器件

型号 品牌 获取价格 描述 数据表
74AUP1G08 NXP

获取价格

 		Low-power 2-input AND gate
74AUP1G08 DIODES

获取价格

 		SINGLE 2 INPUT POSITIVE AND GATE
74AUP1G0832 NXP

获取价格

 		Low-power 3-input AND-OR gate
74AUP1G0832GF NXP

获取价格

 		Low-power 3-input AND-OR gate
74AUP1G0832GM NXP

获取价格

 		Low-power 3-input AND-OR gate
74AUP1G0832GM NEXPERIA

获取价格

 		Low-power 3-input AND-OR gateProduction
74AUP1G0832GM,132 NXP

获取价格

 		74AUP1G0832 - Low-power 3-input AND-OR gate SON 6-Pin
74AUP1G0832GN NEXPERIA

获取价格

 		Low-power 3-input AND-OR gateProduction
74AUP1G0832GS NXP

获取价格

 		AUP/ULP/V SERIES, 3-INPUT AND-OR GATE, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT
74AUP1G0832GS NEXPERIA

获取价格

 		Low-power 3-input AND-OR gateProduction

与74AUP1G07SE-7相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证