Datasheet > 74AUP1G0832GN

74AUP1G0832GN

更新时间： 2023-09-03 20:29:55

品牌	Logo	应用领域
安世 - NEXPERIA		/
页数	文件大小	规格书
16页	258K
描述
Low-power 3-input AND-OR gateProduction

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74AUP1G0832GN 数据手册

74AUP1G0832

Low-power 3-input AND-OR gate

Rev. 7 — 13 July 2023

Product data sheet

1. General description

The 74AUP1G0832 is a single 3-input AND-OR gate. Schmitt-trigger action at all inputs makes the

circuit tolerant of slower input rise and fall times. This device ensures very low static and dynamic

power consumption across the entire V_CCrange from 0.8 V to 3.6 V. This device is fully specified

for partial power down applications using I_OFF. The I_OFFcircuitry disables the output, preventing the

potentially damaging backflow current through the device when it is powered down.

2. Features and benefits

•

Wide supply voltage range from 0.8 V to 3.6 V

•

CMOS low power dissipation

High noise immunity

Overvoltage tolerant inputs to 3.6 V

Low noise overshoot and undershoot < 10 % of V_CC

I_OFFcircuitry provides partial Power-down mode operation

Latch-up performance exceeds 100 mA per JESD 78 Class II Level B

Low static power consumption; I_CC= 0.9 μA (maximum)

Complies with JEDEC standards:

•

JESD8-12 (0.8 V to 1.3 V)

JESD8-11 (0.9 V to 1.65 V)

JESD8-7 (1.2 V to 1.95 V)

JESD8-5 (1.8 V to 2.7 V)

JESD8-B (2.7 V to 3.6 V)

•

ESD protection:

•

HBM: ANSI/ESDA/JEDEC JS-001 class 3A exceeds 5000 V

CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V

•

Multiple package options

Specified from -40 °C to +85 °C and -40 °C to +125 °C

3. Ordering information

Table 1. Ordering information

Type number

Package

Temperature range Name

Description

Version

74AUP1G0832GW -40 °C to +125 °C

74AUP1G0832GM -40 °C to +125 °C

74AUP1G0832GN -40 °C to +125 °C

74AUP1G0832GS -40 °C to +125 °C

TSSOP6

XSON6

plastic thin shrink small outline package; 6 leads;

body width 1.25 mm

SOT363-2

plastic extremely thin small outline package; no leads; SOT886

6 terminals; body 1 × 1.45 × 0.5 mm

extremely thin small outline package; no leads;

6 terminals; body 0.9 × 1.0 × 0.35 mm

SOT1115

extremely thin small outline package; no leads;

6 terminals; body 1.0 × 1.0 × 0.35 mm

SOT1202

12 3 4 5 6 7...16

下载PDF

与74AUP1G0832GN相关器件

型号	品牌	描述	获取价格	数据表
74AUP1G0832GS	NXP	AUP/ULP/V SERIES, 3-INPUT AND-OR GATE, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT	获取价格
74AUP1G0832GS	NEXPERIA	Low-power 3-input AND-OR gateProduction	获取价格
74AUP1G0832GS,132	NXP	74AUP1G0832 - Low-power 3-input AND-OR gate	获取价格
74AUP1G0832GW	NXP	Low-power 3-input AND-OR gate	获取价格
74AUP1G0832GW	NEXPERIA	Low-power 3-input AND-OR gateProduction	获取价格
74AUP1G0832GW,125	NXP	74AUP1G0832 - Low-power 3-input AND-OR gate TSSOP 6-Pin	获取价格