5秒后页面跳转
74AUP1G0832GN PDF预览

74AUP1G0832GN

更新时间: 2023-09-03 20:29:55
品牌 Logo 应用领域
安世 - NEXPERIA /
页数 文件大小 规格书
16页 258K
描述
Low-power 3-input AND-OR gateProduction

74AUP1G0832GN 数据手册

 浏览型号74AUP1G0832GN的Datasheet PDF文件第1页浏览型号74AUP1G0832GN的Datasheet PDF文件第2页浏览型号74AUP1G0832GN的Datasheet PDF文件第4页浏览型号74AUP1G0832GN的Datasheet PDF文件第5页浏览型号74AUP1G0832GN的Datasheet PDF文件第6页浏览型号74AUP1G0832GN的Datasheet PDF文件第7页 
Nexperia  
74AUP1G0832  
Low-power 3-input AND-OR gate  
7. Functional description  
Table 4. Function table  
H = HIGH voltage level; L = LOW voltage level.  
Input  
Output  
C
L
B
L
A
L
Y
L
L
L
H
L
L
L
H
H
L
L
L
H
L
H
H
H
H
H
H
H
H
H
L
H
L
H
H
H
7.1. Logic configurations  
Table 5. Function selection table  
Logic function  
Figure  
2-input AND  
see Fig. 2  
2-input OR  
see Fig. 3 and Fig. 4  
see Fig. 5  
3-input gate with the Boolean function: Y = (A × B) + C  
V
CC  
A
B
B
C
1
2
3
6
5
4
1
2
3
6
5
4
C
Y
A
B
Y
V
Y
CC  
B
Y
001aad944  
001aad945  
Fig. 2. 2-input AND gate  
Fig. 3. 2-input OR gate  
V
A
B
C
CC  
V
1
2
3
6
5
4
C
CC  
Y
A
A
Y
C
1
2
3
6
5
4
C
A
B
Y
Y
001aad947  
001aad946  
Fig. 5. 3-input gate with the Boolean function:  
Y = (A × B) + C  
Fig. 4. 2-input OR gate  
©
74AUP1G0832  
All information provided in this document is subject to legal disclaimers.  
Nexperia B.V. 2023. All rights reserved  
Product data sheet  
Rev. 7 — 13 July 2023  
3 / 16  
 
 
 
 
 
 

与74AUP1G0832GN相关器件

型号 品牌 描述 获取价格 数据表
74AUP1G0832GS NXP AUP/ULP/V SERIES, 3-INPUT AND-OR GATE, PDSO6, 1 X 1 MM, 0.35 MM HEIGHT, 0.35 MM PITCH, SOT

获取价格

74AUP1G0832GS NEXPERIA Low-power 3-input AND-OR gateProduction

获取价格

74AUP1G0832GS,132 NXP 74AUP1G0832 - Low-power 3-input AND-OR gate

获取价格

74AUP1G0832GW NXP Low-power 3-input AND-OR gate

获取价格

74AUP1G0832GW NEXPERIA Low-power 3-input AND-OR gateProduction

获取价格

74AUP1G0832GW,125 NXP 74AUP1G0832 - Low-power 3-input AND-OR gate TSSOP 6-Pin

获取价格