Datasheet > 74ALVCH162373PVG

74ALVCH162373PVG

更新时间： 2024-12-01 01:08:11

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
6页	95K
描述
3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

74ALVCH162373PVG 数据手册

IDT74ALVCH162373

INDUSTRIALTEMPERATURERANGE

3.3VCMOS16-BITTRANSPARENTD-TYPELATCHWITH3-STATEOUTPUTS

IDT74ALVCH162373

3.3V CMOS 16-BIT TRANS-

PARENT D-TYPE LATCH

WITH 3-STATE OUTPUTS

AND BUS-HOLD

FEATURES:

DESCRIPTION:

• 0.5 MICRON CMOS Technology

This16-bittransparentD-typelatchisbuiltusingadvanceddualmetalCMOS

technology.TheALVCH162373isparticularlysuitableforimple-mentingbuffer

registers,I/Oports,bidirectionalbusdrivers,andworkingregisters.Thisdevice

canbeusedastwo8-bitlatchesorone16-bitlatch.Whenthelatchenable(LE)

inputishigh,theQoutputsfollowthedata(D)inputs.WhenLEistakenlow,the

QoutputsarelatchedatthelevelssetupattheDinputs.

• Typical tSK(o) (Output Skew) < 250ps

• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using

machine model (C = 200pF, R = 0)

• VCC = 3.3V ± 0.3V, Normal Range

• VCC = 2.7V to 3.6V, Extended Range

• VCC = 2.5V ± 0.2V

• CMOS power levels (0.4μ W typ. static)

• Rail-to-Rail output swing for increased noise margin

• Available in SSOP and TSSOP packages

Abufferedoutput-enable(OE)canbeusedtoplacetheeightoutputsineither

anormallogicstate(highorlowlogiclevels)orahigh-impedancestate.Inthe

high-impedancestate,theoutputsneitherloadnordrivethebuslinessignifi-

cantly.Thehigh-impedancestateandtheincreaseddriveprovidethecapability

todrivebuslineswithoutneedforinterfaceorpullupcomponents.OEdoesnot

affectinternaloperationsofthelatch.Olddatacanberetainedornewdatacan

beeneteredwhiletheoutputsareinthehigh-impedancestate.

TheALVCH162373hasseriesresistorsinthedeviceoutputstructurewhich

willsignificantlyreducelinenoisewhenusedwithlightloads. Thisdriverhas

beendesignedtodrive±12mAatthedesignatedthresholdlevels.

The ALVCH162373 has “bus-hold” which retains the inputs’ last state

whenevertheinputgoestoahighimpedance.Thispreventsfloatinginputsand

eliminatestheneedforpull-up/downresistor.

DRIVE FEATURES:

• Balanced Output Drivers: ±12mA

• Low switching noise

APPLICATIONS:

• 3.3V high speed systems

• 3.3V and lower voltage computing systems

FUNCTIONALBLOCKDIAGRAM

2OE

1OE

1Q1

2Q1

1D1

2D1

TO 7 OTHER CHANNELS

IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.

INDUSTRIAL TEMPERATURE RANGE

JUNE 2016

DSC-4575/7

12 3 4 5 6

中文翻译

下载PDF

与74ALVCH162373PVG相关器件

型号	品牌	获取价格	描述	数据表
74ALVCH162373PVG8	IDT	获取价格	3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH
74ALVCH162373T	FAIRCHILD	获取价格	Low Voltage 16-Bit Transparent Latch with Bus
74ALVCH162373TX	FAIRCHILD	获取价格	Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 6.10 MM, MO-153,
74ALVCH162373ZQLR	TI	获取价格	16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
74ALVCH162374	FAIRCHILD	获取价格	Low Voltage 16-Bit D-Type Flip-Flop with Bush
74ALVCH162374DLG4	TI	获取价格	ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, SSOP-48
74ALVCH162374DLRG4	TI	获取价格	ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, SSOP-48
74ALVCH162374GRE4	TI	获取价格	ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48
74ALVCH162374MTD	FAIRCHILD	获取价格	Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 6.10 MM, MO-153,
74ALVCH162374PA	IDT	获取价格	Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, TSSOP-48

与74ALVCH162373PVG相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

52
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

41
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

69
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

65

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVCH162373PVG

74ALVCH162373PVG 数据手册

与74ALVCH162373PVG相关器件

与74ALVCH162373PVG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

74ALVCH162373PVG

74ALVCH162373PVG 数据手册

与74ALVCH162373PVG相关器件

与74ALVCH162373PVG相关文章

您还可以找

您在本页遇到什么问题？