5秒后页面跳转
74ALVCH162373PVG8 PDF预览

74ALVCH162373PVG8

更新时间: 2024-10-03 01:08:11
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
6页 95K
描述
3.3V CMOS 16-BIT TRANS- PARENT D-TYPE LATCH

74ALVCH162373PVG8 数据手册

 浏览型号74ALVCH162373PVG8的Datasheet PDF文件第2页浏览型号74ALVCH162373PVG8的Datasheet PDF文件第3页浏览型号74ALVCH162373PVG8的Datasheet PDF文件第4页浏览型号74ALVCH162373PVG8的Datasheet PDF文件第5页浏览型号74ALVCH162373PVG8的Datasheet PDF文件第6页 
IDT74ALVCH162373  
3.3V CMOS 16-BIT TRANS-  
PARENT D-TYPE LATCH  
WITH 3-STATE OUTPUTS  
AND BUS-HOLD  
FEATURES:  
DESCRIPTION:  
• 0.5 MICRON CMOS Technology  
This16-bittransparentD-typelatchisbuiltusingadvanceddualmetalCMOS  
technology.TheALVCH162373isparticularlysuitableforimple-mentingbuffer  
registers,I/Oports,bidirectionalbusdrivers,andworkingregisters.Thisdevice  
canbeusedastwo8-bitlatchesorone16-bitlatch.Whenthelatchenable(LE)  
inputishigh,theQoutputsfollowthedata(D)inputs.WhenLEistakenlow,the  
QoutputsarelatchedatthelevelssetupattheDinputs.  
• Typical tSK(o) (Output Skew) < 250ps  
• ESD > 2000V per MIL-STD-883, Method 3015; > 200V using  
machine model (C = 200pF, R = 0)  
• VCC = 3.3V ± 0.3V, Normal Range  
• VCC = 2.7V to 3.6V, Extended Range  
• VCC = 2.5V ± 0.2V  
• CMOS power levels (0.4μ W typ. static)  
• Rail-to-Rail output swing for increased noise margin  
• Available in SSOP and TSSOP packages  
Abufferedoutput-enable(OE)canbeusedtoplacetheeightoutputsineither  
anormallogicstate(highorlowlogiclevels)orahigh-impedancestate.Inthe  
high-impedancestate,theoutputsneitherloadnordrivethebuslinessignifi-  
cantly.Thehigh-impedancestateandtheincreaseddriveprovidethecapability  
todrivebuslineswithoutneedforinterfaceorpullupcomponents.OEdoesnot  
affectinternaloperationsofthelatch.Olddatacanberetainedornewdatacan  
beeneteredwhiletheoutputsareinthehigh-impedancestate.  
TheALVCH162373hasseriesresistorsinthedeviceoutputstructurewhich  
willsignificantlyreducelinenoisewhenusedwithlightloads. Thisdriverhas  
beendesignedtodrive±12mAatthedesignatedthresholdlevels.  
The ALVCH162373 has “bus-hold” which retains the inputs’ last state  
whenevertheinputgoestoahighimpedance.Thispreventsfloatinginputsand  
eliminatestheneedforpull-up/downresistor.  
DRIVE FEATURES:  
• Balanced Output Drivers: ±12mA  
• Low switching noise  
APPLICATIONS:  
• 3.3V high speed systems  
• 3.3V and lower voltage computing systems  
FUNCTIONALBLOCKDIAGRAM  
1
24  
2OE  
1OE  
48  
47  
25  
36  
2
LE  
1
LE  
C1  
1D  
C1  
1D  
2
13  
1Q1  
2Q1  
1D1  
2D1  
TO 7 OTHER CHANNELS  
TO 7 OTHER CHANNELS  
IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc.  
INDUSTRIAL TEMPERATURE RANGE  
JUNE 2016  
1
© 2016 Integrated Device Technology, Inc.  
DSC-4575/7  

与74ALVCH162373PVG8相关器件

型号 品牌 获取价格 描述 数据表
74ALVCH162373T FAIRCHILD

获取价格

Low Voltage 16-Bit Transparent Latch with Bus
74ALVCH162373TX FAIRCHILD

获取价格

Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 6.10 MM, MO-153,
74ALVCH162373ZQLR TI

获取价格

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS
74ALVCH162374 FAIRCHILD

获取价格

Low Voltage 16-Bit D-Type Flip-Flop with Bush
74ALVCH162374DLG4 TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, SSOP-48
74ALVCH162374DLRG4 TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, SSOP-48
74ALVCH162374GRE4 TI

获取价格

ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, PDSO48, GREEN, PLASTIC, TSSOP-48
74ALVCH162374MTD FAIRCHILD

获取价格

Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, 6.10 MM, MO-153,
74ALVCH162374PA IDT

获取价格

Bus Driver, ALVC/VCX/A Series, 2-Func, 8-Bit, True Output, CMOS, PDSO48, TSSOP-48
74ALVCH162374PF IDT

获取价格

D Flip-Flop, 16-Func, Positive Edge Triggered, CMOS, PDSO48