5秒后页面跳转
74ACTQ273PCQR PDF预览

74ACTQ273PCQR

更新时间: 2024-11-30 20:21:11
品牌 Logo 应用领域
美国国家半导体 - NSC 光电二极管输出元件逻辑集成电路触发器
页数 文件大小 规格书
12页 197K
描述
IC ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDIP20, PLASTIC, DIP-20, FF/Latch

74ACTQ273PCQR 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:DIP, DIP20,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.09
Is Samacsys:N系列:ACT
JESD-30 代码:R-PDIP-T20JESD-609代码:e0
长度:24.892 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:110000000 Hz
最大I(ol):0.024 A位数:8
功能数量:1端子数量:20
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP20,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
传播延迟(tpd):9 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:110 MHz
Base Number Matches:1

74ACTQ273PCQR 数据手册

 浏览型号74ACTQ273PCQR的Datasheet PDF文件第2页浏览型号74ACTQ273PCQR的Datasheet PDF文件第3页浏览型号74ACTQ273PCQR的Datasheet PDF文件第4页浏览型号74ACTQ273PCQR的Datasheet PDF文件第5页浏览型号74ACTQ273PCQR的Datasheet PDF文件第6页浏览型号74ACTQ273PCQR的Datasheet PDF文件第7页 
March 1993  
74ACQ273 54ACTQ/74ACTQ273  
#
Quiet Series Octal D Flip-Flop  
General Description  
The ’AC/’ACT273 has eight edge-triggered D-type flip-flops  
with individual D inputs and Q outputs. The common buff-  
ered Clock (CP) and Master Reset (MR) input load and re-  
set (clear) all flip-flops simultaneously.  
threshold performance. FACT Quiet SeriesTM features  
GTOTM output control and undershoot corrector in addition  
to a split ground bus for superior performance.  
Features  
Y
CC  
The register is fully edge-triggered. The state of each D in-  
put, one setup time before the LOW-to-HIGH clock tran-  
sition, is transferred to the corresponding flip-flop’s Q out-  
put.  
I
reduced by 50%  
Y
Guaranteed simultaneous switching noise level and  
dynamic threshold performance  
Y
Y
Y
Y
Y
Y
Y
All outputs will be forced LOW independently of Clock or  
Data inputs by a LOW voltage level on the MR input. The  
device is useful for applications where the true output only is  
required and the Clock and Master Reset are common to all  
storage elements.  
Guaranteed pin-to-pin skew AC performance  
Improved latch-up immunity  
Buffered common clock and asynchronous master reset  
Outputs source/sink 24 mA  
Faster prop delays than the standard ’AC/’ACT273  
4 kV minimum ESD immunity  
The ’ACQ/’ACTQ utilizes NSC Quiet Series technology to  
guarantee quiet output switching and improved dynamic  
Standard Military Drawing (SMD)  
Ð ’ACTQ273: 5962-89735  
Logic Symbols  
Connection Diagrams  
Pin Assignment  
for DIP, Flatpak and SOIC  
IEEE/IEC  
TL/F/10585–1  
TL/F/10585–3  
TL/F/10585–2  
Pin Names  
Description  
Pin Assignment  
for LCC  
D D  
0
Data Inputs  
7
MR  
CP  
Master Reset  
Clock Pulse Input  
Data Outputs  
Q Q  
0
7
FACTTM, FACT Quiet SeriesTM, and GTOTM are trademarks of National Semiconductor Corporation.  
TL/F/10585–4  
C
1995 National Semiconductor Corporation  
TL/F/10585  
RRD-B30M75/Printed in U. S. A.  

与74ACTQ273PCQR相关器件

型号 品牌 获取价格 描述 数据表
74ACTQ273SC FAIRCHILD

获取价格

Quiet Series Octal D-Type Flip-Flop
74ACTQ273SC ROCHESTER

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
74ACTQ273SC_NL FAIRCHILD

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
74ACTQ273SCQR ETC

获取价格

Octal D-Type Flip-Flop
74ACTQ273SCX ETC

获取价格

Octal D-Type Flip-Flop
74ACTQ273SCX_NL FAIRCHILD

获取价格

D Flip-Flop, ACT Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, PDSO20
74ACTQ273SJ FAIRCHILD

获取价格

Quiet Series Octal D-Type Flip-Flop
74ACTQ273SJ TI

获取价格

ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, EIAJ, SOIC-20
74ACTQ273SJQR TI

获取价格

ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO20, EIAJ, SOIC-20
74ACTQ273SJX FAIRCHILD

获取价格

Quiet Series Octal D-Type Flip-Flop