5秒后页面跳转
74ACT175SJ PDF预览

74ACT175SJ

更新时间: 2024-11-10 23:00:15
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 102K
描述
Quad D-Type Flip-Flop

74ACT175SJ 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:5.30 MM, EIAJ TYPE2, SOP-16
针数:16Reach Compliance Code:compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.36Is Samacsys:N
系列:ACTJESD-30 代码:R-PDSO-G16
JESD-609代码:e3长度:10.2 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:145000000 Hz最大I(ol):0.024 A
湿度敏感等级:1位数:4
功能数量:1端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装等效代码:SOP16,.3
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):260电源:5 V
传播延迟(tpd):12 ns认证状态:Not Qualified
座面最大高度:2.1 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:5.3 mm最小 fmax:236 MHz
Base Number Matches:1

74ACT175SJ 数据手册

 浏览型号74ACT175SJ的Datasheet PDF文件第2页浏览型号74ACT175SJ的Datasheet PDF文件第3页浏览型号74ACT175SJ的Datasheet PDF文件第4页浏览型号74ACT175SJ的Datasheet PDF文件第5页浏览型号74ACT175SJ的Datasheet PDF文件第6页浏览型号74ACT175SJ的Datasheet PDF文件第7页 
November 1988  
Revised November 1999  
74AC175 74ACT175  
Quad D-Type Flip-Flop  
General Description  
Features  
The AC/ACT175 is a high-speed quad D-type flip-flop. The  
device is useful for general flip-flop requirements where  
clock and clear inputs are common. The information on the  
D-type inputs is stored during the LOW-to-HIGH clock tran-  
sition. Both true and complemented outputs of each flip-  
flop are provided. A Master Reset input resets all flip-flops,  
independent of the Clock or D-type inputs, when LOW.  
ICC reduced by 50%  
Edge-triggered D-type inputs  
Buffered positive edge-triggered clock  
Asynchronous common reset  
True and complement output  
Outputs source/sink 24 mA  
ACT175 has TTL-compatible inputs  
Ordering Code:  
Order Number Package Number  
Package Description  
74AC175SC  
74AC175SJ  
M16A  
M16D  
MTC16  
N16E  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150Narrow Body  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
74AC175MTC  
74AC175PC  
74ACT175SC  
74ACT175SJ  
74ACT175MTC  
74ACT175PC  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300Wide  
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150Narrow Body  
16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide  
M16A  
M16D  
MTC16  
N16E  
16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300Wide  
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.  
Logic Symbols  
Connection Diagram  
IEEE/IEC  
Pin Descriptions  
Pin Names  
Description  
D0D3  
CP  
Data Inputs  
Clock Pulse Input  
Master Reset Input  
True Outputs  
MR  
Q0Q3  
Q0Q3  
Complement Outputs  
FACT is a trademark of Fairchild Semiconductor Corporation.  
© 1999 Fairchild Semiconductor Corporation  
DS009936  
www.fairchildsemi.com  

74ACT175SJ 替代型号

型号 品牌 替代类型 描述 数据表
74ACT175SCX FAIRCHILD

完全替代

Quad D-Type Flip-Flop
74ACT175PC FAIRCHILD

完全替代

Quad D-Type Flip-Flop
74ACT175MTC FAIRCHILD

完全替代

Quad D-Type Flip-Flop

与74ACT175SJ相关器件

型号 品牌 获取价格 描述 数据表
74ACT175SJQR TI

获取价格

ACT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, EIAJ, SOIC-
74ACT175SJX FAIRCHILD

获取价格

Quad D-Type Flip-Flop
74ACT17MTC ETC

获取价格

Hex D-Type Flip-Flop
74ACT18823 FAIRCHILD

获取价格

18-Bit D-Type Flip-Flop with 3-STATE Outputs
74ACT18823MTD FAIRCHILD

获取价格

18-Bit D-Type Flip-Flop with 3-STATE Outputs
74ACT18823MTDX FAIRCHILD

获取价格

18-Bit D-Type Flip-Flop
74ACT18823SSC FAIRCHILD

获取价格

18-Bit D-Type Flip-Flop with 3-STATE Outputs
74ACT18823SSCX FAIRCHILD

获取价格

18-Bit D-Type Flip-Flop
74ACT18825 FAIRCHILD

获取价格

18-Bit Buffer/Line Driver with 3-STATE Outputs
74ACT18825MTD FAIRCHILD

获取价格

18-Bit Buffer/Line Driver with 3-STATE Outputs