5秒后页面跳转
捷配首页

Datasheet > 74ACT16648DL
74ACT16648DL PDF预览

74ACT16648DL

更新时间： 2024-11-22 02:58:31
品牌 Logo 应用领域
德州仪器 - TI 输入元件光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
10页 190K
描述
16-BIT TRABSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

74ACT16648DL 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP56,.4针数：56
Reach Compliance Code：not_compliantHTS代码：8542.39.00.01
Factory Lead Time：1 week风险等级：5.72
其他特性：DIRECTION CONTROL; SELECT INPUT FOR MULTIPLEXED TRANSMISSION OF REGISTERED OR REAL TIME DATA控制类型：INDEPENDENT CONTROL
计数方向：BIDIRECTIONAL系列：ACT
JESD-30 代码：R-PDSO-G56长度：18.415 mm
负载电容（CL）：50 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
最大I（ol）：0.024 A位数：8
功能数量：2端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：INVERTED封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP56,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
峰值回流温度（摄氏度）：NOT SPECIFIED电源：5 V
Prop。Delay @ Nom-Sup：11.2 ns传播延迟（tpd）：12.7 ns
认证状态：Not Qualified座面最大高度：2.79 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED翻译：N/A
触发器类型：POSITIVE EDGE宽度：7.5 mm

74ACT16648DL 数据手册

 浏览型号74ACT16648DL的Datasheet PDF文件第2页浏览型号74ACT16648DL的Datasheet PDF文件第3页浏览型号74ACT16648DL的Datasheet PDF文件第4页浏览型号74ACT16648DL的Datasheet PDF文件第5页浏览型号74ACT16648DL的Datasheet PDF文件第6页浏览型号74ACT16648DL的Datasheet PDF文件第7页 
ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢆ
ꢁ
ꢇ
ꢈ
ꢉ
ꢅ ꢆ ꢊꢋꢌ ꢄ ꢄ ꢍꢂꢎꢏ ꢃꢐꢌ ꢑꢐꢍꢏ ꢂꢎꢒ ꢍꢐꢓ ꢌ ꢏ ꢄꢐ ꢍ  
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢆ
ꢁ
ꢇ
ꢏ
ꢏ
ꢔ
ꢌ
ꢄ
ꢕ
ꢖ
ꢊ
ꢏ
ꢄ
ꢂ
ꢄ
ꢐ
ꢗ
ꢘ
ꢄ
ꢙ
ꢘ
ꢄ
SCAS188A − MAY 1991 − REVISED APRIL 1996  
54ACT16648 . . . WD PACKAGE  
74ACT16648 . . . DL PACKAGE  
(TOP VIEW)  
D
Members of the Texas Instruments  
WidebusFamily  
Inputs Are TTL-Voltage Compatible  
Independent Registers for A and B Buses  
Inverting Data Path  
D
D
D
D
D
D
D
D
D
1DIR  
1OE  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1CLKAB  
1SAB  
GND  
1A1  
1CLKBA  
1SBA  
GND  
1B1  
2
3
Multiplexed Real-Time and Stored Data  
4
Flow-Through Architecture Optimizes  
PCB Layout  
5
1A2  
1B2  
6
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
V
V
CC  
7
CC  
CC  
1A3  
1A4  
1A5  
GND  
1A6  
1A7  
1A8  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
1B3  
1B4  
1B5  
GND  
1B6  
1B7  
1B8  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
8
EPIC(Enhanced-Performance Implanted  
CMOS) 1-µm Process  
500-mA Typical Latch-Up Immunity at  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
125°C  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) Packages Using  
25-mil Center-to-Center Pin Spacings and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Packages Using 25-mil Center-to-Center  
Pin Spacings  
description  
The ’ACT16648 are 16-bit bus transceivers that  
V
V
CC  
CC  
consist of D-type flip-flops and control circuitry  
arranged for multiplexed transmission of data  
directly from the data bus or from the internal  
storage registers. The devices can be used as two  
8-bit transceivers or one 16-bit transceiver. Data  
on the A or B bus is clocked into the registers on  
the low-to-high transition of the appropriate clock  
(CLKAB or CLKBA) input. Figure 1 illustrates the  
four fundamental bus-management functions that  
can be performed with the 74ACT16648.  
2A7  
2A8  
GND  
2B7  
2B8  
GND  
2SBA  
2CLKBA  
2OE  
2SAB  
2CLKAB  
2DIR  
Output-enable (OE) and direction-control (DIR) inputs are provided to control the transceiver functions. In the  
transceiver mode, data present at the high-impedance port can be stored in either register or in both. The  
select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry  
used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition  
between stored and real-time data. DIR determines which bus receives data when OE is low. In the isolation  
mode (OE high), A data can be stored in one register and/or B data can be stored in the other register.  
When an output function is disabled, the input function is still enabled and can be used to store and transmit  
data. Only one of the two buses, A or B, can be driven at a time.  
The 74ACT16648 is packaged in TI’s shrink small-outline package, which provides twice the I/O pin count and  
functionality of standard small-outline packages in the same printed-circuit-board area.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
ꢘ ꢎ ꢚꢐꢏꢏ ꢗ ꢄꢕ ꢐꢍꢔ ꢌꢏ ꢐ ꢎ ꢗꢄꢐꢒ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢙꢍ ꢗ ꢒ ꢘ ꢃꢄ ꢌꢗ ꢎ  
ꢬ
ꢒ
ꢂ
ꢄ
ꢂ
ꢝ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢡ
ꢢ
ꢨ
ꢨ
ꢤ
ꢥ
ꢛ
ꢦ
ꢞ
ꢠ
ꢧ
ꢩ
ꢢ
ꢪ
ꢫ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢟ
ꢦ
ꢛ
ꢤ
ꢙ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢞ
ꢡ
ꢠ
ꢥ
ꢧ
ꢠ
ꢨ
ꢣ
ꢛ
ꢠ
ꢞ
ꢩ
ꢤ
ꢡ
ꢝ
ꢧ
ꢝ
ꢡ
ꢦ
ꢛ
ꢝ
ꢠ
ꢥ
ꢞ
ꢩ
ꢤ
ꢨ
ꢛ
ꢜ
ꢤ
ꢛ
ꢤ
ꢨ
ꢣ
ꢞ
ꢠ
ꢧ
ꢄ
ꢤ
ꢭ
ꢦ
ꢞ
ꢌ
ꢥ
ꢞ
ꢛ
ꢨ
ꢢ
ꢣ
ꢤ
ꢥ
ꢛ
ꢞ
ꢞ
ꢛ
ꢦ
ꢥ
ꢟ
ꢦ
ꢨ
ꢟ
ꢮ
ꢦ
ꢨ
ꢨ
ꢦ
ꢥ
ꢛ
ꢯ
ꢬ
ꢙ
ꢨ
ꢠ
ꢟ
ꢢ
ꢡ
ꢛ
ꢝ
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢬ  
ꢠ
ꢥ
ꢩ
ꢨ
ꢠ
ꢡ
ꢤ
ꢞ
ꢞ
ꢝ
ꢥ
ꢰ
ꢟ
ꢠ
ꢤ
ꢞ
ꢥ
ꢠ
ꢛ
ꢥ
ꢤ
ꢡ
ꢤ
ꢞ
ꢞ
ꢦ
ꢨ
ꢝ
ꢫ
ꢯ
ꢝ
ꢥ
ꢡ
ꢫ
ꢢ
ꢟ
ꢤ
ꢛ
ꢤ
ꢞ
ꢛ
ꢝ
ꢥ
ꢰ
ꢠ
ꢧ
ꢦ
ꢫ
ꢫ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443  
1234567...10

中文翻译

下载PDF

74ACT16648DL 替代型号

型号 品牌 替代类型 描述 数据表
74ACT16646DL TI

完全替代

 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16646DLRG4 TI

完全替代

 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16646DLR TI

完全替代

 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

与74ACT16648DL相关器件

型号 品牌 获取价格 描述 数据表
74ACT16648DLR TI

获取价格

 		16-BIT TRABSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16651 TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16651DL TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16651DLG4 TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16651DLR TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16651DLRG4 TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16652 TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16652DL TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16652DLG4 TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS
74ACT16652DLR TI

获取价格

 		16-BIT TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

与74ACT16648DL相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证