5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 74ACT16823DLRG4
74ACT16823DLRG4 PDF预览

74ACT16823DLRG4

更新时间： 2024-11-18 05:05:47
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器触发器逻辑集成电路光电二极管输出元件
页数 文件大小 规格书
12页 345K
描述
18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

74ACT16823DLRG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP56,.4针数：56
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.45其他特性：WITH CLEAR AND CLOCK ENABLE
系列：ACTJESD-30 代码：R-PDSO-G56
JESD-609代码：e4长度：18.415 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大频率@ Nom-Sup：90000000 Hz最大I（ol）：0.024 A
湿度敏感等级：1位数：9
功能数量：2端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装等效代码：SSOP56,.4
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, SHRINK PITCH
包装方法：TAPE AND REEL峰值回流温度（摄氏度）：260
电源：5 V传播延迟（tpd）：12.9 ns
认证状态：Not Qualified座面最大高度：2.79 mm
子类别：FF/Latches最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.635 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
触发器类型：POSITIVE EDGE宽度：7.5 mm
Base Number Matches：1

74ACT16823DLRG4 数据手册

 浏览型号74ACT16823DLRG4的Datasheet PDF文件第2页浏览型号74ACT16823DLRG4的Datasheet PDF文件第3页浏览型号74ACT16823DLRG4的Datasheet PDF文件第4页浏览型号74ACT16823DLRG4的Datasheet PDF文件第5页浏览型号74ACT16823DLRG4的Datasheet PDF文件第6页浏览型号74ACT16823DLRG4的Datasheet PDF文件第7页 
54ACT16823, 74ACT16823  
18-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SCAS160A – APRIL 1991 – REVISED APRIL 1996  
54ACT16823 . . . WD PACKAGE  
74ACT16823 . . . DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
Inputs Are TTL-Voltage Compatible  
Provide Extra Data Width Necessary for  
Wider Address/Data Paths or Buses With  
Parity  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1CLR  
1OE  
1Q1  
GND  
1Q2  
1Q3  
1CLK  
1CLKEN  
1D1  
GND  
1D2  
2
3
Flow-Through Architecture Optimizes PCB  
Layout  
4
5
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
6
1D3  
CC  
7
V
V
CC  
CC  
8
1Q4  
1Q5  
1Q6  
GND  
1Q7  
1Q8  
1Q9  
2Q1  
2Q2  
2Q3  
GND  
2Q4  
2Q5  
2Q6  
1D4  
1D5  
1D6  
GND  
1D7  
1D8  
1D9  
2D1  
2D2  
2D3  
GND  
2D4  
2D5  
2D6  
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) Packages Using  
25-mil Center-to-Center Pin Spacings and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Packages Using 25-mil Center-to-Center  
Pin Spacings  
description  
These 18-bit flip-flops feature 3-state outputs  
designed specifically for driving highly-capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing wider buffer  
registers, I/O ports, parity bus interfacing, and  
working registers.  
V
V
CC  
CC  
2Q7  
2Q8  
GND  
2Q9  
2OE  
2CLR  
2D7  
2D8  
GND  
2D9  
2CLKEN  
2CLK  
The ’ACT16823 can be used as two 9-bit flip-flops  
or one 18-bit flip-flop. With the clock-enable  
(CLKEN) input low, the D-type flip-flops enter data  
on the low-to-high transitions of the clock. Taking  
CLKEN high disables the clock buffer, thus  
latching the outputs. Taking the clear (CLR) input  
low causes the Q outputs to go low independently  
of the clock.  
A buffered output-enable (OE) input can be used to place the outputs in either a normal logic state (high or low  
logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus  
lines significantly.  
OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
The 74ACT16823 is packaged in theTI shrink small-outline package, which provides twice the I/O pin count and  
functionality of standard small-outline packages in the same printed-circuit-board area.  
The 54ACT16823 is characterized for operation over the full military temperature range of 55°C to 125°C. The  
74ACT16823 is characterized for operation from –40°C to 85°C  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...12

中文翻译

下载PDF

与74ACT16823DLRG4相关器件

型号 品牌 获取价格 描述 数据表
74ACT16824DL ETC

获取价格

 		Logic IC
74ACT16825 TI

获取价格

 		18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74ACT16825DL TI

获取价格

 		18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74ACT16825DLG4 TI

获取价格

 		18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74ACT16825DLR TI

获取价格

 		18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74ACT16825DLRG4 TI

获取价格

 		18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74ACT16827 TI

获取价格

 		20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74ACT16827DL TI

获取价格

 		20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74ACT16827DLG4 TI

获取价格

 		20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
74ACT16827DLR TI

获取价格

 		20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

与74ACT16823DLRG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证