5秒后页面跳转
捷配首页

Datasheet > 74ACT11657
74ACT11657 PDF预览

74ACT11657

更新时间： 2024-02-19 09:57:16
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
8页 120K
描述
OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

74ACT11657 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：DIP, DIP28,.6Reach Compliance Code：unknown
风险等级：5.92控制类型：COMMON CONTROL
计数方向：BIDIRECTIONALJESD-30 代码：R-PDIP-T28
JESD-609代码：e0最大I（ol）：0.024 A
位数：8功能数量：1
端子数量：28最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：DIP封装等效代码：DIP28,.6
封装形状：RECTANGULAR封装形式：IN-LINE
电源：5 VProp。Delay @ Nom-Sup：7.8 ns
认证状态：Not Qualified子类别：Bus Driver/Transceivers
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
Base Number Matches：1

74ACT11657 数据手册

 浏览型号74ACT11657的Datasheet PDF文件第2页浏览型号74ACT11657的Datasheet PDF文件第3页浏览型号74ACT11657的Datasheet PDF文件第4页浏览型号74ACT11657的Datasheet PDF文件第5页浏览型号74ACT11657的Datasheet PDF文件第6页浏览型号74ACT11657的Datasheet PDF文件第7页 
ꢀ ꢁ ꢂꢃ ꢄꢅꢅꢆ ꢇꢀ  
ꢈ ꢃꢄꢂꢉꢊꢄ ꢋꢂ ꢌꢍꢃꢎ ꢏꢐꢎ ꢋꢊ ꢑꢏ ꢄ ꢒꢊꢓꢂꢋꢏ ꢄ ꢔꢊꢕ ꢎ ꢌꢎꢋꢂꢄꢈ ꢋꢖꢃ ꢒꢎ ꢃ ꢗꢎ ꢋ  
ꢂꢌꢘ ꢊꢙ ꢚꢍꢄꢂꢄ ꢎꢊ ꢈ ꢛꢄ ꢓꢛ ꢄꢍ  
ꢜ
SCAS232 − AUGUST 1992 − REVISED APRIL 1993  
DW PACKAGE  
(TOP VIEW)  
• Inputs Are TTL-Voltage Compatible  
• Flow-Through Architecture Optimizes  
PCB Layout  
1
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
PARITY  
A1  
OE  
B1  
B2  
B3  
B4  
• Center-Pin V  
and GND Pin  
Configurations Minimize High-Speed  
Switching Noise  
CC  
2
3
A2  
A3  
A4  
GND  
GND  
GND  
GND  
A5  
A6  
A7  
A8  
ERR  
4
• EPIC(Enhanced-Performance Implanted  
5
CMOS) 1-µm Process  
6
V
V
V
CC  
CC  
CC  
7
• 500-mA Typical Latch-Up Immunity  
at 125°C  
• Package Options Include Plastic  
Small-Outline Packages and Standard  
Plastic 300-mil DIPs  
8
9
B5  
10  
11  
12  
13  
14  
B6  
B7  
B8  
ODD/EVEN  
T/R  
description  
The 74ACT11657 contains eight noninverting  
buffers with 3-state outputs and an 8-bit parity  
generator/checker and is intended for bus-  
oriented applications.  
The transmit/receive (T/R) input determines the direction of data flow through the bidirectional transceivers.  
When T/R is high, data flows from the A port to the B port (transmit mode); when T/R is low, data flows from  
the B port to the A port (receive mode). When the output-enable (OE) input is high, both the A and B ports are  
in the high-impedance state.  
Odd or even parity is selected by a logic high or low level, respectively, on the ODD/EVEN input. PARITY carries  
the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity  
generator/checker in the receive mode.  
In the transmit mode, after the A bus is polled to determine the number of high bits, PARITY is set to the logic  
level that maintains the parity sense selected by the level at the ODD/EVEN input. For example, if ODD/EVEN  
is low (even parity selected) and there are five high bits on the A bus, then PARITY is set to the logic high level  
so that an even number of the nine total bits (eight A-bus bits plus parity bit) are high.  
In the receive mode, after the B bus is polled to determine the number of high bits, the ERR output logic level  
indicates whether or not the data to be received exhibits the correct parity sense. For example, if ODD/EVEN  
is high (odd parity selected), PARITY is high, and there are three high bits on the B bus, then ERR is low,  
indicating a parity error.  
The 74ACT11657 is characterized for operation from −40°C to 85°C.  
EPIC is a trademark of Texas Instruments Incorporated.  
ꢓ
ꢓ
ꢋ
ꢈ
ꢬ
ꢘ
ꢧ
ꢛ
ꢃ
ꢥ
ꢄ
ꢦ
ꢏ
ꢠ
ꢈ
ꢞ
ꢌ
ꢟ
ꢘ
ꢂ
ꢄ
ꢂ
ꢝ
ꢞ
ꢨ
ꢟ
ꢠ
ꢦ
ꢡ
ꢢ
ꢣ
ꢣ
ꢤ
ꢤ
ꢝ
ꢝ
ꢠ
ꢠ
ꢞ
ꢞ
ꢝ
ꢥ
ꢥ
ꢩ
ꢦ
ꢧ
ꢡ
ꢡ
ꢨ
ꢨ
ꢞ
ꢤ
ꢣ
ꢢ
ꢥ
ꢥ
ꢠ
ꢟ
ꢩ
ꢄꢨ  
ꢧ
ꢪ
ꢥ
ꢫ
ꢝ
ꢦ
ꢣ
ꢥ
ꢤ
ꢝ
ꢤ
ꢠ
ꢡ
ꢞ
ꢧ
ꢬ
ꢣ
ꢞ
ꢤ
ꢤ
ꢨ
ꢥ
ꢭ
Copyright 1993, Texas Instruments Incorporated  
ꢡ
ꢠ
ꢦ
ꢤ
ꢠ
ꢡ
ꢢ
ꢤ
ꢠ
ꢥ
ꢩ
ꢝ
ꢟ
ꢝ
ꢦ
ꢨ
ꢡ
ꢤ
ꢮ
ꢤ
ꢨ
ꢡ
ꢠ
ꢟ
ꢯ
ꢣ
ꢏ
ꢞ
ꢢ
ꢨ
ꢥ
ꢤ
ꢣ
ꢞ
ꢬ
ꢣ
ꢡ
ꢬ
ꢰ
ꢣ
ꢤ ꢨ ꢥ ꢤꢝ ꢞꢲ ꢠꢟ ꢣ ꢫꢫ ꢩꢣ ꢡ ꢣ ꢢ ꢨ ꢤ ꢨ ꢡ ꢥ ꢭ  
ꢡ
ꢡ
ꢣ
ꢞ
ꢤ
ꢱ
ꢭ
ꢓ
ꢡ
ꢠ
ꢬ
ꢧ
ꢦ
ꢤ
ꢝ
ꢠ
ꢞ
ꢩ
ꢡ
ꢠ
ꢦ
ꢨ
ꢥ
ꢥ
ꢝ
ꢞ
ꢲ
ꢬ
ꢠ
ꢨ
ꢥ
ꢞ
ꢠ
ꢤ
ꢞ
ꢨ
ꢦ
ꢨ
ꢥ
ꢥ
ꢣ
ꢡ
ꢝ
ꢫ
ꢱ
ꢝ
ꢞ
ꢦ
ꢫ
ꢧ
ꢬ
ꢨ
2−1  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001  
12345678

中文翻译

下载PDF

与74ACT11657相关器件

型号 品牌 获取价格 描述 数据表
74ACT11657D YAGEO

获取价格

 		Bus Transceiver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO28
74ACT11657D-T YAGEO

获取价格

 		Bus Transceiver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDSO28
74ACT11657DW TI

获取价格

 		Octal Parity Bus Transceivers 28-SOIC -40 to 85
74ACT11657DWR TI

获取价格

 		Octal Parity Bus Transceivers 28-SOIC -40 to 85
74ACT11657J TI

获取价格

 		IC,BUS TRANSCEIVER,SINGLE,8-BIT,ACT-CMOS,DIP,28PIN,CERAMIC
74ACT11657N TI

获取价格

 		IC,BUS TRANSCEIVER,SINGLE,8-BIT,ACT-CMOS,DIP,28PIN,PLASTIC
74ACT11657N YAGEO

获取价格

 		Bus Transceiver, ACT Series, 1-Func, 8-Bit, True Output, CMOS, PDIP28
74ACT11800DW ETC

获取价格

 		LOGIC GATE|3 4-IN AND/NAND|ACT-CMOS|SOP|24PIN|PLASTIC
74ACT11800DWR TI

获取价格

 		ACT SERIES, TRIPLE 4-INPUT AND/NAND GATE, PDSO24, PLASTIC, SO-24
74ACT11800NT ETC

获取价格

 		LOGIC GATE|3 4-IN AND/NAND|ACT-CMOS|DIP|24PIN|PLASTIC

与74ACT11657相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证