Datasheet > 72V3626L15PF8

72V3626L15PF8

更新时间： 2024-11-24 08:39:59

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
36页	349K
描述
TQFP-128, Reel

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

72V3626L15PF8 数据手册

3.3 VOLT CMOS TRIPLE BUS

SyncFIFO^TMWITH BUS-MATCHING

256 x 36 x 2, 512 x 36 x 2,

1,024 x 36 x 2

IDT72V3626

IDT72V3636

IDT72V3646

three default offsets (8, 16 and 64)

• Serial or parallel programming of partial flags

• Big- or Little-Endian format for word and byte bus sizes

• Master Reset clears data and configures FIFO, Partial Reset

clears data but retains configuration settings

FEATURES:

• Memory storage capacity:

IDT72V3626–256 x 36 x 2

IDT72V3636–512 x 36 x 2

IDT72V3646–1,024 x 36 x 2

• Mailbox bypass registers for each FIFO

• Clock frequencies up to 100 MHz (6.5ns access time)

• Two independent FIFOs buffer data between one bidirectional

36-bit port and two unidirectional 18-bit ports (Port C receives

and Port B transmits)

• 18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word) on

Ports B and C

• Select IDT Standard timing (using EFA, EFB, FFA, and FFC flag

functions) or First Word Fall Through Timing (using ORA, ORB,

IRA, and IRC flag functions)

• Free-running CLKA, CLKB and CLKC may be asynchronous or

coincident (simultaneous reading and writing of data on a single

clock edge is permitted)

• Auto power down minimizes power dissipation

• Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)

• Pin and functionally compatible versions of 5V operating

IDT723626/723636/723646

• Industrial temperature range (–40°C to +85°C) is available

• Green parts available, see ordering information

• Programmable Almost-Empty and Almost-Full flags; each has

FUNCTIONAL BLOCK DIAGRAM

MBF1

Mail 1

CLKA

CSA

Port-A

B0-B17

W/RA

ENA

MBA

Control

RAM ARRAY

Logic

256 x 36

512 x 36

1,024 x 36

CLKB

RENB

CSB

Port-B

Control

Logic

FIFO1,

Mail1

Reset

Logic

MRS1

PRS1

MBB

Read

Pointer

Write

Pointer

SIZEB

Status Flag

Logic

FFA/IRA

EFB/ORB

AFA

AEB

FIFO1

FIFO2

Common

Port

SPM

FS0/SD

Control

Logic

Timing

Mode

Programmable Flag

Offset Registers

FS1/SEN

(B and C)

A -A35

FWFT

FFC/IRC

AFC

Status Flag

Logic

EFA/ORA

AEA

Read

Pointer

Write

Pointer

FIFO2,

Mail2

Reset

Logic

MRS2

PRS2

RAM ARRAY

256 x 36

C -C17

512 x 36

1,024 x 36

CLKC

WENC

MBC

Port-C

Control

Logic

Mail 2

SIZEC

4665 drw01

MBF2

IDTandtheIDTlogoareregisteredtrademarksofIntegratedDeviceTechnology,Inc. SyncFIFOisatrademarkofIntegratedDeviceTechnology,Inc.

FEBRUARY 2009

COMMERCIAL TEMPERATURE RANGE

DSC-4665/6

12 3 4 5 6 7...36

中文翻译

下载PDF

与72V3626L15PF8相关器件

型号	品牌	获取价格	描述	数据表
72V3631	RENESAS	获取价格	512 x 36 SyncFIFO, 3.3V
72V3631L15PF8	IDT	获取价格	TQFP-120, Reel
72V3631L15PFG	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V3631L15PFG8	IDT	获取价格	3.3 VOLT CMOS SyncFIFO
72V3631L15PQF	IDT	获取价格	PQFP-132, Tray
72V3631L15PQFG	IDT	获取价格	FIFO, 512X36, 10ns, Synchronous, CMOS, PQFP132, GREEN, PLASTIC, QFP-132
72V3631L20PF	IDT	获取价格	TQFP-120, Tray
72V3631L20PFG	IDT	获取价格	FIFO, 512X36, 12ns, Synchronous, CMOS, PQFP120, GREEN, TQFP-120
72V3631L20PQF	IDT	获取价格	PQFP-132, Tray
72V3631L20PQFG	IDT	获取价格	FIFO, 512X36, 12ns, Synchronous, CMOS, PQFP132, GREEN, PLASTIC, QFP-132

与72V3626L15PF8相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

35
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

27
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

55
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

52

产品中心

服务支持

精选活动

关于我们

帮助中心

72V3626L15PF8

72V3626L15PF8 数据手册

与72V3626L15PF8相关器件

与72V3626L15PF8相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

72V3626L15PF8

72V3626L15PF8 数据手册

与72V3626L15PF8相关器件

与72V3626L15PF8相关文章

您还可以找

您在本页遇到什么问题？