Datasheet > 71V546S133PF8

71V546S133PF8

更新时间： 2023-01-03 05:17:34

品牌	Logo	应用领域
艾迪悌 - IDT		静态存储器
页数	文件大小	规格书
21页	997K
描述
ZBT SRAM, 128KX36, 4.2ns, CMOS, PQFP100, 14 X 20 MM, PLASTIC, TQFP-100

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71V546S133PF8 数据手册

IDT71V546, 128K x 36, 3.3V Synchronous SRAM with

ZBT™ Feature, Burst Counter and Pipelined Outputs

Commercial and Industrial Temperature Ranges

InterleavedBurstSequenceTable(LBO=VDD)

Sequence 1

Sequence 2

Sequence 3

Sequence 4

First Address

Second Address

Third Address

Fourth Address⁽¹⁾

3821 tbl 09

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

LinearBurstSequenceTable(LBO=VSS)

Sequence 1

Sequence 2

Sequence 3

Sequence 4

First Address

Second Address

Third Address

Fourth Address⁽¹⁾

3821 tbl 10

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

FunctionalTimingDiagram⁽¹⁾

n+37

CYCLE

n+29

n+30

n+31

n+32

n+33

n+34

n+35

n+36

CLOCK

(2)

ADDRESS

(A0 - A16)

A37

A29

C29

A30

C30

A31

C31

A32

C32

A33

C33

A34

C34

A35

C35

A36

C36

(2)

CONTROL

C37

(R/W, ADV/LD, BWx)

(2)

DATA

D/Q35

D/Q27

D/Q28

D/Q29

D/Q30

D/Q32

D/Q33

D/Q34

D/Q31

I/O [0:31], I/O P[1:4]

NOTE:

3821 drw 03

1. This assumes CEN, CE1, CE2, CE2 are all true.

2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data

delay from the rising edge of clock.

6.42

1...4 5 678 9 10...21

下载PDF

与71V546S133PF8相关器件

型号	品牌	描述	获取价格	数据表
71V546S133PFG	IDT	128K x 36, 3.3V Synchronous SRAM with ZBTâ¢	获取价格
71V546S133PFG8	IDT	Synchronous SRAM with ZBT Feature Burst Counter and Pipelined Outputs	获取价格
71V546S133PFGI	IDT	3.3V Synchronous SRAM	获取价格
71V546S133PFGI8	IDT	Synchronous SRAM with ZBT Feature Burst Counter and Pipelined Outputs	获取价格
71V546XS100PFG	IDT	3.3V Synchronous SRAM	获取价格
71V546XS100PFGI	IDT	3.3V Synchronous SRAM	获取价格