Datasheet > 71V547

71V547

更新时间： 2024-11-24 14:58:27

品牌	Logo	应用领域
瑞萨 - RENESAS		静态存储器
页数	文件大小	规格书
21页	299K
描述
3.3V 128K x 36 ZBT Synchronous Flow-Through SRAM

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

71V547 数据手册

128K X 36, 3.3V Synchronous

71V547S

SRAM with ZBT™ Feature, Burst

Counter and Flow-Through Outputs

Features

◆

Single R/W (READ/WRITE) control pin

4-word burst capability (Interleaved or linear)

Individual byte write (BW1 - BW4) control (May tie active)

Three chip enables for simple depth expansion

Single 3.3V power supply (±5%)

◆

128K x 36 memory configuration, flow-through outputs

Supports high performance system speed - 95 MHz

(8ns Clock-to-Data Access)

◆

ZBT^TMFeature - No dead cycles between write and read

cycles

Internally synchronized signal eliminates the need to

control OE

Packaged in a JEDEC standard 100-pin TQFP package

FunctionalBlockDiagram

128K x 36 BIT

MEMORY ARRAY

LBO

Address A [0:16]

Address

CE1, CE2, CE2

R/W

Control

CEN

ADV/LD

BWx

Control Logic

Clk

Mux

Sel

Clock

Gate

Data I/O [0:31], I/O P[1:4]

3822 drw 01

ZBT and Zero Bus Turnaround are trademarks of Renesas and the architecture is supported by Micron Technology and Motorola Inc.

Apr.24.20

12 3 4 5 6 7...21

中文翻译

下载PDF

与71V547相关器件

型号	品牌	获取价格	描述	数据表
71V547S100PFG	IDT	获取价格	Synchronous SRAM
71V547S100PFG8	IDT	获取价格	Synchronous SRAM
71V547S100PFGI	IDT	获取价格	Synchronous SRAM
71V547S100PFGI8	IDT	获取价格	Synchronous SRAM
71V547S100PFI	IDT	获取价格	ZBT SRAM, 128KX36, 10ns, CMOS, PQFP100
71V547S100PFI8	IDT	获取价格	ZBT SRAM, 128KX36, 10ns, CMOS, PQFP100
71V547S80PFG	IDT	获取价格	Synchronous SRAM
71V547S80PFG8	IDT	获取价格	Synchronous SRAM
71V547S80PFGI	IDT	获取价格	Synchronous SRAM
71V547S80PFGI8	IDT	获取价格	Synchronous SRAM