5秒后页面跳转
5962-9758201QFA PDF预览

5962-9758201QFA

更新时间: 2024-02-25 08:36:39
品牌 Logo 应用领域
德州仪器 - TI 解码器驱动器解复用器逻辑集成电路
页数 文件大小 规格书
17页 1032K
描述
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

5962-9758201QFA 技术参数

生命周期:Transferred包装说明:,
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.34
Is Samacsys:NJESD-609代码:e0
逻辑集成电路类型:OTHER DECODER/DRIVER认证状态:Not Qualified
端子面层:TIN LEADBase Number Matches:1

5962-9758201QFA 数据手册

 浏览型号5962-9758201QFA的Datasheet PDF文件第2页浏览型号5962-9758201QFA的Datasheet PDF文件第3页浏览型号5962-9758201QFA的Datasheet PDF文件第4页浏览型号5962-9758201QFA的Datasheet PDF文件第5页浏览型号5962-9758201QFA的Datasheet PDF文件第6页浏览型号5962-9758201QFA的Datasheet PDF文件第7页 
SN54F138, SN74F138  
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS  
SDFS051B – MARCH 1987 – REVISED JULY 1996  
SN54F138 . . . J PACKAGE  
SN74F138 . . . D OR N PACKAGE  
(TOP VIEW)  
Designed Specifically for High-Speed  
Memory Decoders and Data Transmission  
Systems  
Incorporates Three Enable Inputs to  
Simplify Cascading and/or Data Reception  
V
A
B
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
CC  
Y0  
Y1  
Y2  
Y3  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
C
G2A  
G2B  
G1  
11 Y4  
10  
9
Y5  
Y6  
Y7  
description  
GND  
The F138 is designed to be used in  
high-performance memory-decoding or data-  
routing applications requiring very short  
propagation delay times. In high-performance  
memory systems, these decoders can be used to  
minimize the effects of system decoding. When  
employed with high-speed memories utilizing a  
fast enable circuit, the delay times of this decoder  
and the enable time of the memory are usually  
less than the typical access time of the memory.  
This means that the effective system delay  
introduced by the decoder is negligible.  
SN54F138 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
C
G2A  
NC  
4
5
6
7
8
Y1  
Y2  
NC  
Y3  
Y4  
17  
16  
15  
14  
G2B  
G1  
9 10 11 12 13  
The conditions at the binary-select inputs and the  
three enable inputs select one of eight output  
lines. Two active-low and one active-high enable  
inputs reduce the need for external gates or  
inverters when expanding. A 24-line decoder can  
NC – No internal connection  
be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can  
be used as a data input for demultiplexing applications.  
The SN54F138 is characterized for operation over the full military temperature range of 55°C to 125°C. The  
SN74F138 is characterized for operation from 0°C to 70°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1996, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与5962-9758201QFA相关器件

型号 品牌 描述 获取价格 数据表
5962-9758201QFX WEDC Decoder/Driver

获取价格

5962-9758301Q2A TI DUAL 1-OF-4 DATA SELECTORS MULTIP LEXERS

获取价格

5962-9758301QEA TI DUAL 1-OF-4 DATA SELECTORS MULTIP LEXERS

获取价格

5962-9758301QFA TI DUAL 1-OF-4 DATA SELECTORS MULTIP LEXERS

获取价格

5962-9758401Q2A TI 军用 2 通道 4 输入 4.5V 至 5.5V 双极与非门 | FK | 20 | -5

获取价格

5962-9758401QCA TI 军用 2 通道 4 输入 4.5V 至 5.5V 双极与非门 | J | 14 | -55

获取价格