5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> 5962-9758901QRA
5962-9758901QRA PDF预览

5962-9758901QRA

更新时间： 2024-11-04 05:05:43
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器锁存器逻辑集成电路输出元件
页数 文件大小 规格书
16页 529K
描述
OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

5962-9758901QRA 技术参数

生命周期：Active零件包装代码：DIP
包装说明：DIP, DIP20,.3针数：20
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01Factory Lead Time：16 weeks
风险等级：5.08控制类型：ENABLE LOW
计数方向：UNIDIRECTIONAL系列：F/FAST
JESD-30 代码：R-GDIP-T20长度：24.195 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.02 A位数：8
功能数量：1端口数量：2
端子数量：20最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DIP封装等效代码：DIP20,.3
封装形状：RECTANGULAR封装形式：IN-LINE
包装方法：TUBE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V最大电源电流（ICC）：55 mA
Prop。Delay @ Nom-Sup：8.5 ns传播延迟（tpd）：15 ns
认证状态：Qualified筛选级别：MIL-PRF-38535 Class Q
座面最大高度：5.08 mm子类别：Bus Driver/Transceiver
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：NO
技术：TTL温度等级：MILITARY
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.62 mmBase Number Matches：1

5962-9758901QRA 数据手册

 浏览型号5962-9758901QRA的Datasheet PDF文件第2页浏览型号5962-9758901QRA的Datasheet PDF文件第3页浏览型号5962-9758901QRA的Datasheet PDF文件第4页浏览型号5962-9758901QRA的Datasheet PDF文件第5页浏览型号5962-9758901QRA的Datasheet PDF文件第6页浏览型号5962-9758901QRA的Datasheet PDF文件第7页 
SN54F373, SN74F373  
OCTAL TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
SDFS076A – D2932, MARCH 1987 – REVISED OCTOBER 1993  
SN54F373 . . . J PACKAGE  
SN74F373 . . . DB, DW, OR N PACKAGE  
(TOP VIEW)  
• Eight Latches in a Single Package  
• 3-State Bus-Driving True Outputs  
• Full Parallel Access for Loading  
• Buffered Control Inputs  
• Package Options Include Plastic  
Small-Outline (SOIC) and Shrink  
Small-Outline (SSOP) Packages, Ceramic  
Chip Carriers, and Plastic and Ceramic  
DIPs  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
8Q  
8D  
7D  
7Q  
6Q  
6D  
13 5D  
12 5Q  
description  
These 8-bit latches feature 3-state outputs  
designed specifically for driving highly capacitive  
or relatively low-impedance loads. They are  
particularly suitable for implementing buffer  
registers, I/O ports, bidirectional bus drivers, and  
working registers.  
11  
GND  
LE  
SN54F373 . . . FK PACKAGE  
(TOP VIEW)  
The eight latches of the ′F373 are transparent  
D-type latches. While the latch-enable (LE) input  
ishigh, theQoutputswillfollowthedata(D)inputs.  
When the latch enable is taken low, the Q outputs  
are latched at the logic levels set up at the D  
inputs.  
3
2
1
20 19  
18  
2D  
2Q  
3Q  
3D  
4D  
4
5
6
7
8
8D  
7D  
7Q  
6Q  
6D  
17  
16  
15  
14  
9 10 11 12 13  
A buffered output-enable (OE) input can be used  
to place the eight outputs in either a normal  
logic state (high or low logic levels) or a  
high-impedance state. In the high-impedance  
state, the outputs neither load nor drive the bus  
lines significantly. The high-impedance state and  
increased drive provide the capability to drive bus  
lines without need for interface or pullup  
components.  
The output-enable (OE) input does not affect the internal operations of the latches. Old data can be retained  
or new data can be entered while the outputs are in the high-impedance state.  
The SN74F373 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count  
and functionality of standard small-outline packages in less than half the printed-circuit-board area.  
The SN54F373 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74F373 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
(each latch)  
INPUTS  
OUTPUT  
Q
OE  
L
LE  
H
H
L
D
H
L
H
L
L
L
X
X
Q
0
H
X
Z
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...16

中文翻译

下载PDF

与5962-9758901QRA相关器件

型号 品牌 获取价格 描述 数据表
5962-9758901QSA TI

获取价格

 		OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
5962-9759001Q2A TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
5962-9759001QRA TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
5962-9759001QSA TI

获取价格

 		OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
5962-9759101Q2A TI

获取价格

 		8-BIT IDENTITY COMPARATORS
5962-9759101Q2X TI

获取价格

 		F/FAST SERIES, 8-BIT IDENTITY COMPARATOR, INVERTED OUTPUT, CQCC20, CERAMIC, CC-20
5962-9759101QRA TI

获取价格

 		8-BIT IDENTITY COMPARATORS
5962-9759101QSA TI

获取价格

 		8-BIT IDENTITY COMPARATORS
5962-9759201Q2A TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
5962-9759201QCA TI

获取价格

 		DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

与5962-9758901QRA相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证