5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 时钟驱动器> XRK32308CL-5H
XRK32308CL-5H PDF预览

XRK32308CL-5H

更新时间： 2024-11-06 03:13:51
品牌 Logo 应用领域
艾科嘉 - EXAR 时钟驱动器逻辑集成电路
页数 文件大小 规格书
16页 374K
描述
3.3V ZERO DELAY BUFFER

阅读下载

中文翻译

获取价格

XRK32308CL-5H 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：QFN
包装说明：VQCCN, LCC16,.16SQ,25针数：16
Reach Compliance Code：compliantHTS代码：8542.39.00.01
风险等级：5.92系列：32308
输入调节：MUXJESD-30 代码：S-XQCC-N16
JESD-609代码：e0长度：4 mm
逻辑集成电路类型：PLL BASED CLOCK DRIVER最大I（ol）：0.012 A
湿度敏感等级：1功能数量：1
反相输出次数：端子数量：16
实输出次数：8最高工作温度：70 °C
最低工作温度：输出特性：3-STATE
封装主体材料：UNSPECIFIED封装代码：VQCCN
封装等效代码：LCC16,.16SQ,25封装形状：SQUARE
封装形式：CHIP CARRIER, VERY THIN PROFILE峰值回流温度（摄氏度）：240
电源：3.3 V认证状态：Not Qualified
Same Edge Skew-Max（tskwd）：0.2 ns座面最大高度：0.9 mm
子类别：Clock Driver最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：3 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES温度等级：COMMERCIAL
端子面层：TIN LEAD端子形式：NO LEAD
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：4 mm
最小 fmax：120 MHzBase Number Matches：1

XRK32308CL-5H 数据手册

 浏览型号XRK32308CL-5H的Datasheet PDF文件第2页浏览型号XRK32308CL-5H的Datasheet PDF文件第3页浏览型号XRK32308CL-5H的Datasheet PDF文件第4页浏览型号XRK32308CL-5H的Datasheet PDF文件第5页浏览型号XRK32308CL-5H的Datasheet PDF文件第6页浏览型号XRK32308CL-5H的Datasheet PDF文件第7页 
PRELIMINARY  
XRK32308  
3.3V ZERO DELAY BUFFER  
FEBRUARY 2007  
REV.P1.0.3  
The XRK32308–1H is the high-drive version of the –  
1. Rise and fall times on this device are faster.  
GENERAL DESCRIPTION  
FUNCTIONAL DESCRIPTION  
The XRK32308–2 allows the user to obtain 1X, and  
XRK32308 is a 3.3V Zero Delay Buffer designed to 2X or X/2 depending on which Bank sources the FB  
distribute high-speed clocks in PC, workstation, signal.  
datacom, telecom, and other high-performance  
applications.  
The XRK32308–3 allows the user to obtain 4X and  
2X frequencies or 1X and 2X.  
The part has an on-chip PLL which locks to an input  
The XRK32308–4 enables the user to obtain 2X  
clock presented on the REF pin. The PLL feedback is  
clocks on all outputs.  
required to be driven into the FB pin, and can be  
The XRK32308–5H is a high-drive version with REF/  
2 on both banks.  
obtained from one of the outputs. The input-to-output  
skew is guaranteed to be less than 350 ps, and  
output-to-output skew is guaranteed to be less than  
200 ps.  
FEATURES  
• Zero input-output propagation delay, adjustable by  
XRK32308 has two banks of four outputs each.  
These can be controlled by the Select inputs as  
shown in Table 2, “Select Input Decoding,” on page 2.  
If all output clocks are not required, Bank B can be  
three-stated. The select inputs also allow the input  
clock to be directly applied to the output for chip and  
system testing purposes.  
capacitive load on FB input  
• Multiple configurations, see “Available XRK32308  
Configurations” table  
• Multiple low-skew outputs  
• Two banks of four outputs, three-stateable by two  
select inputs  
Multiple XRK32308 devices can accept the same  
input clock and distribute it in a system. In this case,  
the skew between the outputs of two devices is  
guaranteed to be less than 700 ps.  
• 10-MHz to 120-MHz operating range  
• 75ps typical cycle-to-cycle jitter (15pF, 66MHz)  
• Space-saving 16-pin 150-mil SOIC package, 16-pin  
TSSOP or 16-pin QFN  
XRK32308 devices are available in five different  
configurations, as shown in Table 3, “Available  
XRK32308 Configurations,” on page 3.  
• 3.3V operation  
• Industrial and commercial temperature available  
The XRK32308–1 is the base part, where the output  
frequencies equal the reference if there is no counter  
in the feedback path.  
FIGURE 1. BLOCK DIAGRAM AND PIN CONFIGURATION OF THE XRK32308  
QA0 REF FB QA3  
/2  
FB  
REF  
QA0  
QA1  
VDD  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
FB  
PLL  
MUX  
REF  
QA0  
QA1  
QA2  
QA3  
/2  
QA3  
QA2  
VDD  
GND  
QB3  
QB2  
S1  
16  
15  
14  
13  
QA1  
VDD  
GND  
QB0  
1
2
3
4
12  
11  
10  
QA2  
VDD  
GND  
QB3  
Extra Divider (-3, -4)  
Extra Divider (-5H)  
GND  
QB0  
QB1  
S2  
S2  
Select Input  
Decoding  
9
S1  
/2  
5
6
7
8
QB0  
QB1  
QB2  
QB3  
QB1 S2 S1 QB2  
Extra Divider (-2, -3)  
Exar Corporation 48720 Kato Road, Fremont CA, 94538 • (510) 668-7000 • FAX (510) 668-7017 • www.exar.com  
1234567...16

中文翻译

下载PDF

与XRK32308CL-5H相关器件

型号 品牌 获取价格 描述 数据表
XRK32308ID-1 EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308ID-1H EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308ID-2 EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308ID-3 EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308ID-4 EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308IDTR-1 EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308IDTR-1H EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308IDTR-2 EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308IDTR-3 EXAR

获取价格

 		3.3V ZERO DELAY BUFFER
XRK32308IDTR-4 EXAR

获取价格

 		3.3V ZERO DELAY BUFFER

与XRK32308CL-5H相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证