5秒后页面跳转
XQ2V6000-FG456I PDF预览

XQ2V6000-FG456I

更新时间: 2024-09-20 07:07:23
品牌 Logo 应用领域
赛灵思 - XILINX /
页数 文件大小 规格书
134页 1727K
描述
QPro Virtex-II 1.5V Platform FPGAs

XQ2V6000-FG456I 数据手册

 浏览型号XQ2V6000-FG456I的Datasheet PDF文件第2页浏览型号XQ2V6000-FG456I的Datasheet PDF文件第3页浏览型号XQ2V6000-FG456I的Datasheet PDF文件第4页浏览型号XQ2V6000-FG456I的Datasheet PDF文件第5页浏览型号XQ2V6000-FG456I的Datasheet PDF文件第6页浏览型号XQ2V6000-FG456I的Datasheet PDF文件第7页 
0
R
QPro Virtex-II 1.5V Platform FPGAs  
0
0
DS122 (v2.0) December 21, 2007  
Product Specification  
Summary of QPro™ Virtex™-II Features  
Industry’s first military-grade platform FPGA solution  
High-performance clock management circuitry  
Certified to MIL-PRF-38535 (Qualified Manufacturer  
Listing)  
Up to 12 DCM (Digital Clock Manager) modules  
-
-
-
Precise clock de-skew  
100% factory tested  
Flexible frequency synthesis  
High-resolution phase shifting  
Guaranteed over the full military temperature range  
(–55°C to +125°C) or industrial temperature range  
(–40°C to +100°C)  
16 global clock multiplexer buffers  
Active interconnect technology  
Ceramic and plastic wire-bond and flip-chip grid array  
packages  
Fourth-generation segmented routing structure  
Predictable, fast routing delay, independent of fanout  
IP-immersion architecture  
Densities from 1M to 6M system gates  
300+ MHz internal clock speed (Advance Data)  
622+ Mb/s I/O (Advance Data)  
SelectIO™-Ultra Technology  
Up to 824 user I/Os  
19 single-ended and six differential standards  
Programmable sink current (2 mA to 24 mA) per I/O  
SelectRAM™ Memory Hierarchy  
2.5 Mb of dual-port RAM in 18 Kbit block  
SelectRAM resources  
Digitally Controlled Impedance (DCI) I/O: on-chip  
termination resistors for single-ended I/O standards  
Up to 1 Mb of distributed SelectRAM resources  
PCI compliant (32/33 MHz) at 3.3V  
Differential signaling  
High-performance interfaces to external memory  
DRAM interfaces  
622 Mb/s Low-Voltage Differential Signaling I/O  
(LVDS) with current mode drivers  
-
-
-
SDR/DDR SDRAM  
Network FCRAM  
Bus LVDS I/O  
Lightning Data Transport (LDT) I/O with current  
driver buffers  
Reduced Latency DRAM  
SRAM interfaces  
Low-Voltage Positive Emitter-Coupled Logic  
(LVPECL) I/O  
-
-
SDR/DDR SRAM  
QDR SRAM  
Built-in DDR input and output registers  
CAM interfaces  
Proprietary high-performance SelectLink  
Technology  
Arithmetic functions  
Dedicated 18-bit x 18-bit multiplier blocks  
Fast look-ahead carry logic chains  
-
-
-
High-bandwidth data path  
Double Data Rate (DDR) link  
Flexible logic resources  
Web-based HDL generation methodology  
Up to 67,584 internal registers/latches with Clock Enable  
Supported by Xilinx Foundation Series™ and Alliance  
Series™ Development Systems  
Up to 67,584 look-up tables (LUTs) or cascadable 16-  
bit shift registers  
Integrated VHDL and Verilog design flows  
Compilation of 10M system gates designs  
Internet Team Design (ITD) tool  
Wide multiplexers and wide-input function support  
Horizontal cascade chain and sum-of-products support  
Internal 3-state busing  
© 2003, 2006-2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other  
trademarks are the property of their respective owners.  
DS122 (v2.0) December 21, 2007  
www.xilinx.com  
Product Specification  
1

与XQ2V6000-FG456I相关器件

型号 品牌 获取价格 描述 数据表
XQ2V6000-FG456M XILINX

获取价格

QPro Virtex-II 1.5V Platform FPGAs
XQ2V6000-FG456N XILINX

获取价格

QPro Virtex-II 1.5V Platform FPGAs
XQ4000E XILINX

获取价格

QML High-Reliability FPGAs
XQ4000ESERIES ETC

获取价格

QPRO XQ4000E/EX QML High-Reliability FPGAs
XQ4000EX XILINX

获取价格

QML High-Reliability FPGAs
XQ4000EXSERIES ETC

获取价格

QPRO XQ4000E/EX QML High-Reliability FPGAs
XQ4000XL XILINX

获取价格

QML High-Reliability FPGAs
XQ4005E XILINX

获取价格

QPRO XQ4000E/EX QML High-Reliability FPGAs
XQ4005E-3BG191M XILINX

获取价格

QPRO XQ4000E/EX QML High-Reliability FPGAs
XQ4005E-3BG191N XILINX

获取价格

QPRO XQ4000E/EX QML High-Reliability FPGAs