5秒后页面跳转
XCR3128XL-7VQG100C PDF预览

XCR3128XL-7VQG100C

更新时间: 2024-11-24 14:26:15
品牌 Logo 应用领域
赛灵思 - XILINX 时钟输入元件可编程逻辑
页数 文件大小 规格书
11页 209K
描述
EE PLD, 7.5ns, 128-Cell, CMOS, PQFP100, LEAD FREE, VQFP-100

XCR3128XL-7VQG100C 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:QFP
包装说明:TFQFP, TQFP100,.63SQ针数:100
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:12 weeks
风险等级:1.51Is Samacsys:N
其他特性:YES最大时钟频率:119 MHz
系统内可编程:YESJESD-30 代码:S-PQFP-G100
JESD-609代码:e3JTAG BST:YES
长度:14 mm湿度敏感等级:3
专用输入次数:I/O 线路数量:84
宏单元数:128端子数量:100
最高工作温度:70 °C最低工作温度:
组织:0 DEDICATED INPUTS, 84 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:TFQFP
封装等效代码:TQFP100,.63SQ封装形状:SQUARE
封装形式:FLATPACK, THIN PROFILE, FINE PITCH峰值回流温度(摄氏度):260
电源:3.3 V可编程逻辑类型:EE PLD
传播延迟:7.5 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Programmable Logic Devices
最大供电电压:3.6 V最小供电电压:3 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:14 mm
Base Number Matches:1

XCR3128XL-7VQG100C 数据手册

 浏览型号XCR3128XL-7VQG100C的Datasheet PDF文件第2页浏览型号XCR3128XL-7VQG100C的Datasheet PDF文件第3页浏览型号XCR3128XL-7VQG100C的Datasheet PDF文件第4页浏览型号XCR3128XL-7VQG100C的Datasheet PDF文件第5页浏览型号XCR3128XL-7VQG100C的Datasheet PDF文件第6页浏览型号XCR3128XL-7VQG100C的Datasheet PDF文件第7页 
0
R
XCR3128XL 128 Macrocell CPLD  
0
14  
DS016 (v2.6) March 31, 2006  
Product Specification  
Features  
Description  
Low power 3.3V 128 macrocell CPLD  
The CoolRunner™ XPLA3 XCR3128XL device is a 3.3V  
128 macrocell CPLD targeted at power sensitive designs  
that require leading edge programmable logic solutions. A  
total of eight function blocks provide 3,000 usable gates.  
Pin-to-pin propagation delays are as fast as 5.5 ns with a  
maximum system frequency of 175 MHz.  
5.5 ns pin-to-pin logic delays  
System frequencies up to 175 MHz  
128 macrocells with 3,000 usable gates  
Available in small footprint packages  
-
-
-
144-pin TQFP (108 user I/O pins)  
144-ball CS BGA (108 user I/O)  
100-pin VQFP (84 user I/O)  
TotalCMOS Design Technique for Fast  
Zero Power  
Optimized for 3.3V systems  
CoolRunner XPLA3 CPLDs offer a TotalCMOS™ solution,  
both in process technology and design technique. Xilinx  
employs a cascade of CMOS gates to implement its sum of  
products instead of the traditional sense amp approach.  
This CMOS gate implementation allows Xilinx CPLDs to  
offer devices that are both high performance and low power,  
breaking the paradigm that to have low power, you must  
have low performance. Refer to Figure 1 or Figure 2 and  
Table 1or Table 2 showing the ICC vs. Frequency of the  
XCR3128XL TotalCMOS CPLD (data taken with eight  
resetable up/down, 16-bit counters at 3.3V, 25°C).  
-
-
-
-
Ultra low power operation  
Typical Standby Current of 17 μA at 25°C  
5V tolerant I/O pins with 3.3V core supply  
Advanced 0.35 micron five layer metal EEPROM  
process  
Fast Zero Power™ (FZP) CMOS design  
technology  
3.3V PCI electrical specification compatible outputs  
(no internal clamp diode on any input or I/O)  
-
-
Advanced system features  
-
-
-
-
-
-
-
-
In-system programming  
Input registers  
Predictable timing model  
Up to 23 available clocks per function block  
Excellent pin retention during design changes  
Full IEEE Standard 1149.1 boundary-scan (JTAG)  
Four global clocks  
80  
70  
60  
50  
40  
Eight product term control terms per function block  
30  
20  
10  
0
Fast ISP programming times  
Port Enable pin for additional I/O  
2.7V to 3.6V supply voltage at industrial temperature  
range  
Programmable slew rate control per output  
Security bit prevents unauthorized access  
20  
40  
60  
80  
100 120 140 160  
0
Frequency (MHz)  
Refer to XPLA3 family data sheet (DS012) for  
DS016_01_120902  
architecture description  
Figure 1: Typical ICC vs. Frequency at VCC = 3.3V, 25°C  
Table 1: Typical ICC vs. Frequency at VCC = 3.3V, 25°C  
Frequency (MHz)  
0
1
5
10  
20  
40  
60  
80  
100  
120  
140  
160  
Typical ICC (mA)  
0.017  
0.5  
2.48  
4.97  
9.89  
19.7  
29.5  
39.1  
48.7  
58.0  
67.3  
76.8  
© 2006 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.  
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.  
DS016 (v2.6) March 31, 2006  
www.xilinx.com  
1
Product Specification  

XCR3128XL-7VQG100C 替代型号

型号 品牌 替代类型 描述 数据表
XCR3128XL-10VQG100C XILINX

完全替代

EE PLD, 10ns, 128-Cell, CMOS, PQFP100, LEAD FREE, VQFP-100
XCR3128XL-10VQ100C XILINX

完全替代

XCR3128XL 128 Macrocell CPLD

与XCR3128XL-7VQG100C相关器件

型号 品牌 获取价格 描述 数据表
XCR3128XLSERIES ETC

获取价格

128 Macrocell CPLD
XCR3256XL XILINX

获取价格

256 Macrocell CPLD
XCR3256XL_03 XILINX

获取价格

256 Macrocell CPLD
XCR3256XL-10CS280C XILINX

获取价格

256 Macrocell CPLD
XCR3256XL-10CS280I XILINX

获取价格

256 Macrocell CPLD
XCR3256XL-10FT256C XILINX

获取价格

256 Macrocell CPLD
XCR3256XL-10FT256I XILINX

获取价格

256 Macrocell CPLD
XCR3256XL-10FTG256C XILINX

获取价格

EE PLD, 10ns, 256-Cell, CMOS, PBGA256, FBGA-256
XCR3256XL-10FTG256I XILINX

获取价格

EE PLD, 10ns, 256-Cell, CMOS, PBGA256, FBGA-256
XCR3256XL-10PQ144C XILINX

获取价格

256 Macrocell CPLD