Datasheet > XCR3256XL-10PQ144I

XCR3256XL-10PQ144I

更新时间： 2024-11-12 22:08:03

品牌	Logo	应用领域
赛灵思 - XILINX		/
页数	文件大小	规格书
10页	239K
描述
256 Macrocell CPLD

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

XCR3256XL-10PQ144I 数据手册

浏览型号XCR3256XL-10PQ144I的Datasheet PDF文件第2页

浏览型号XCR3256XL-10PQ144I的Datasheet PDF文件第3页

浏览型号XCR3256XL-10PQ144I的Datasheet PDF文件第4页

浏览型号XCR3256XL-10PQ144I的Datasheet PDF文件第5页

浏览型号XCR3256XL-10PQ144I的Datasheet PDF文件第6页

浏览型号XCR3256XL-10PQ144I的Datasheet PDF文件第7页

XCR3256XL 256 Macrocell CPLD

DS013 (v1.2) May 3, 2000

Preliminary Product Specification

Features

Description

•

7.5 ns pin-to-pin logic delays

The XCR3256XL is a 3.3V, 256 macrocell CPLD targeted at

power sensitive designs that require leading edge program-

mable logic solutions. A total of 16 logic blocks provide

6,000 usable gates. Pin-to-pin propagation delays are

7.5 ns with a maximum system frequency of 140 MHz.

System frequencies up to 140 MHz

256 macrocells with 6,000 usable gates

Available in small footprint packages

144-pin TQFP (116 user I/O pins)

208-pin PQFP (160 user I/O)

280-ball CS BGA (160 user I/O)

TotalCMOS™ Design Technique for

Fast Zero Power

Xilinx offers a TotalCMOS CPLD, both in process technol-

ogy and design technique. Xilinx employs a cascade of

CMOS gates to implement its sum of products instead of

the traditional sense amp approach. This CMOS gate

implementation allows Xilinx to offer CPLDs that are both

high performance and low power, breaking the paradigm

that to have low power, you must have low performance.

Refer to Figure 1 and Table 1 showing the I_CCvs. Fre-

quency of our XCR3256XL TotalCMOS CPLD (data taken

with 16 up/down, loadable 16-bit counters at 3.3V, 25 C).

•

Optimized for 3.3V systems

Ultra low power operation

5V tolerant I/O pins with 3.3V core supply

Advanced 0.35 micron five metal layer re-

programmable process

FZP™ CMOS design technology

Advanced system features

In-system programming

Input registers

Predictable timing model

Up to 23 clocks available per logic block

Excellent pin retention during design changes

Full IEEE Standard 1149.1 boundary-scan (JTAG)

Four global clocks

Eight product term control terms per logic block

•

Fast ISP programming times

Port Enable pin for additional I/O

2.7V to 3.6V industrial grade voltage range

Programmable slew rate control per output

Security bit prevents unauthorized access

Refer to XPLA3 family data sheet (DS012) for

architecture description

http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners.

All specifications are subject to change without notice.

DS013 (v1.2) May 3, 2000

www.xilinx.com

Preliminary Product Specification

1-800-255-7778

12 3 4 5 6 7...10

中文翻译

下载PDF

与XCR3256XL-10PQ144I相关器件

型号	品牌	获取价格	描述	数据表
XCR3256XL-10PQ208C	XILINX	获取价格	256 Macrocell CPLD
XCR3256XL-10PQ208I	XILINX	获取价格	256 Macrocell CPLD
XCR3256XL-10PQ256C	XILINX	获取价格	256 Macrocell CPLD
XCR3256XL-10PQ256I	XILINX	获取价格	256 Macrocell CPLD
XCR3256XL-10PQ280C	XILINX	获取价格	256 Macrocell CPLD
XCR3256XL-10PQ280I	XILINX	获取价格	256 Macrocell CPLD
XCR3256XL-10PQG208C	XILINX	获取价格	暂无描述
XCR3256XL-10PQG208I	XILINX	获取价格	EE PLD, 10ns, 256-Cell, CMOS, PQFP208, LEAD FREE, PLASTIC, QFP-208
XCR3256XL-10TQ144C	XILINX	获取价格	256 Macrocell CPLD
XCR3256XL-10TQ144I	XILINX	获取价格	256 Macrocell CPLD

与XCR3256XL-10PQ144I相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

25
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

9
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

11
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

XCR3256XL-10PQ144I

XCR3256XL-10PQ144I 数据手册

与XCR3256XL-10PQ144I相关器件

与XCR3256XL-10PQ144I相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

XCR3256XL-10PQ144I

XCR3256XL-10PQ144I 数据手册

与XCR3256XL-10PQ144I相关器件

与XCR3256XL-10PQ144I相关文章

您还可以找

您在本页遇到什么问题？