5秒后页面跳转
XCR3256XL-12TQ144I PDF预览

XCR3256XL-12TQ144I

更新时间: 2024-09-24 22:12:47
品牌 Logo 应用领域
赛灵思 - XILINX 可编程逻辑器件输入元件时钟
页数 文件大小 规格书
10页 239K
描述
256 Macrocell CPLD

XCR3256XL-12TQ144I 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Active零件包装代码:QFP
包装说明:LFQFP, QFP144,.87SQ,20针数:144
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:14 weeks
风险等级:5.1Is Samacsys:N
其他特性:YES最大时钟频率:88 MHz
系统内可编程:YESJESD-30 代码:S-PQFP-G144
JESD-609代码:e0JTAG BST:YES
长度:20 mm湿度敏感等级:3
专用输入次数:I/O 线路数量:120
宏单元数:256端子数量:144
最高工作温度:85 °C最低工作温度:-40 °C
组织:0 DEDICATED INPUTS, 120 I/O输出函数:MACROCELL
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP144,.87SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):225
电源:3/3.3 V可编程逻辑类型:EE PLD
传播延迟:12 ns认证状态:Not Qualified
座面最大高度:1.6 mm子类别:Programmable Logic Devices
最大供电电压:3.6 V最小供电电压:2.7 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:30宽度:20 mm
Base Number Matches:1

XCR3256XL-12TQ144I 数据手册

 浏览型号XCR3256XL-12TQ144I的Datasheet PDF文件第2页浏览型号XCR3256XL-12TQ144I的Datasheet PDF文件第3页浏览型号XCR3256XL-12TQ144I的Datasheet PDF文件第4页浏览型号XCR3256XL-12TQ144I的Datasheet PDF文件第5页浏览型号XCR3256XL-12TQ144I的Datasheet PDF文件第6页浏览型号XCR3256XL-12TQ144I的Datasheet PDF文件第7页 
0
R
XCR3256XL 256 Macrocell CPLD  
0
14  
DS013 (v1.2) May 3, 2000  
Preliminary Product Specification  
Features  
Description  
7.5 ns pin-to-pin logic delays  
The XCR3256XL is a 3.3V, 256 macrocell CPLD targeted at  
power sensitive designs that require leading edge program-  
mable logic solutions. A total of 16 logic blocks provide  
6,000 usable gates. Pin-to-pin propagation delays are  
7.5 ns with a maximum system frequency of 140 MHz.  
System frequencies up to 140 MHz  
256 macrocells with 6,000 usable gates  
Available in small footprint packages  
-
-
-
144-pin TQFP (116 user I/O pins)  
208-pin PQFP (160 user I/O)  
280-ball CS BGA (160 user I/O)  
TotalCMOS™ Design Technique for  
Fast Zero Power  
Xilinx offers a TotalCMOS CPLD, both in process technol-  
ogy and design technique. Xilinx employs a cascade of  
CMOS gates to implement its sum of products instead of  
the traditional sense amp approach. This CMOS gate  
implementation allows Xilinx to offer CPLDs that are both  
high performance and low power, breaking the paradigm  
that to have low power, you must have low performance.  
Refer to Figure 1 and Table 1 showing the ICC vs. Fre-  
quency of our XCR3256XL TotalCMOS CPLD (data taken  
with 16 up/down, loadable 16-bit counters at 3.3V, 25 C).  
Optimized for 3.3V systems  
-
-
-
Ultra low power operation  
5V tolerant I/O pins with 3.3V core supply  
Advanced 0.35 micron five metal layer re-  
programmable process  
-
FZP™ CMOS design technology  
Advanced system features  
-
-
-
-
-
-
-
-
In-system programming  
Input registers  
Predictable timing model  
Up to 23 clocks available per logic block  
Excellent pin retention during design changes  
Full IEEE Standard 1149.1 boundary-scan (JTAG)  
Four global clocks  
Eight product term control terms per logic block  
Fast ISP programming times  
Port Enable pin for additional I/O  
2.7V to 3.6V industrial grade voltage range  
Programmable slew rate control per output  
Security bit prevents unauthorized access  
Refer to XPLA3 family data sheet (DS012) for  
architecture description  
© 2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at  
http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners.  
All specifications are subject to change without notice.  
DS013 (v1.2) May 3, 2000  
www.xilinx.com  
1
Preliminary Product Specification  
1-800-255-7778  

XCR3256XL-12TQ144I 替代型号

型号 品牌 替代类型 描述 数据表
XCR3256XL-10TQG144C XILINX

完全替代

EE PLD, 10ns, 256-Cell, CMOS, PQFP144, LEAD FREE, TQFP-144
XCR3256XL-7TQ144C XILINX

完全替代

256 Macrocell CPLD
XCR3256XL-12TQ144C XILINX

完全替代

256 Macrocell CPLD

与XCR3256XL-12TQ144I相关器件

型号 品牌 获取价格 描述 数据表
XCR3256XL-12TQG144C XILINX

获取价格

EE PLD, 12ns, 256-Cell, CMOS, PQFP144, LEAD FREE, TQFP-144
XCR3256XL-12TQG144I XILINX

获取价格

EE PLD, 12ns, 256-Cell, CMOS, PQFP144, LEAD FREE, TQFP-144
XCR3256XL-7.5CS280C XILINX

获取价格

EE PLD, 7.5ns, CMOS, PBGA280, CHIP SCALE, BGA-280
XCR3256XL-7.5CS280I XILINX

获取价格

EE PLD, 7.5ns, CMOS, PBGA280, CHIP SCALE, BGA-280
XCR3256XL-7.5CSG280I XILINX

获取价格

EE PLD, 7.5ns, CMOS, PBGA280, CHIP SCALE, BGA-280
XCR3256XL-7.5PQ208C XILINX

获取价格

EE PLD, 7.5ns, CMOS, PQFP208, QFP-208
XCR3256XL-7.5TQ144I XILINX

获取价格

EE PLD, 7.5ns, CMOS, PQFP144, QFP-144
XCR3256XL-7.5TQG144C XILINX

获取价格

EE PLD, 7.5ns, CMOS, PQFP144, QFP-144
XCR3256XL-7.5TQG144I XILINX

获取价格

EE PLD, 7.5ns, CMOS, PQFP144, QFP-144
XCR3256XL-7CS280C XILINX

获取价格

256 Macrocell CPLD