5秒后页面跳转
XC4002A-6VQ100C PDF预览

XC4002A-6VQ100C

更新时间: 2024-09-19 20:29:23
品牌 Logo 应用领域
赛灵思 - XILINX 时钟可编程逻辑
页数 文件大小 规格书
15页 99K
描述
Field Programmable Gate Array, 64 CLBs, 1600 Gates, 90.9MHz, 64-Cell, CMOS, PQFP100, PLASTIC, VQFP-100

XC4002A-6VQ100C 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:LFQFP, TQFP100,.63SQ
针数:100Reach Compliance Code:unknown
风险等级:5.87Is Samacsys:N
其他特性:256 FLIP-FLOPS; TYP. GATES = 1600-2000最大时钟频率:90.9 MHz
CLB-Max的组合延迟:6 nsJESD-30 代码:S-PQFP-G100
长度:14 mm湿度敏感等级:3
可配置逻辑块数量:64等效关口数量:1600
输入次数:64逻辑单元数量:64
输出次数:64端子数量:100
最高工作温度:85 °C最低工作温度:
组织:64 CLBS, 1600 GATES封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:TQFP100,.63SQ
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
电源:5 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:1.27 mm
子类别:Field Programmable Gate Arrays最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
宽度:14 mmBase Number Matches:1

XC4002A-6VQ100C 数据手册

 浏览型号XC4002A-6VQ100C的Datasheet PDF文件第2页浏览型号XC4002A-6VQ100C的Datasheet PDF文件第3页浏览型号XC4002A-6VQ100C的Datasheet PDF文件第4页浏览型号XC4002A-6VQ100C的Datasheet PDF文件第5页浏览型号XC4002A-6VQ100C的Datasheet PDF文件第6页浏览型号XC4002A-6VQ100C的Datasheet PDF文件第7页 
XC4000A  
Logic Cell Array Family  
Product Specifications  
Description  
Features  
TheXC4000AfamilyofFPGAsoffersfourdevicesatthelow  
end of the XC4000 family complexity range. XC4000A  
differs from XC4000 in four areas: fewer routing resources,  
fewer wide-edge decoders, higher output sink current, and  
improved output slew-rate control.  
Third Generation Field-Programmable Gate Arrays  
– Abundant flip-flops  
– Flexible function generators  
– On-chip ultra-fast RAM  
– Dedicated high-speed carry-propagation circuit  
– Wide edge decoders (two per edge)  
– Hierarchy of interconnect lines  
– Internal 3-state bus capability  
– Eight global low-skew clock or signal distribution  
network  
The XC4000 routing structure is optimized for smaller  
designs, naturally requiring fewer routing resources. The  
XC4000A devices have four Longlines and four single-  
length lines per row and column, while the XC4000  
devices have six Longlines and eight single-length lines  
per row and column. This results in a smaller chip area  
and lower cost per device.  
Flexible Array Architecture  
– Programmable logic blocks and I/O blocks  
– Programmable interconnects and wide decoders  
XC4000A has two wide-edge decoders on every device  
edge, while the XC4000 has four. All other wide-decoder  
features are identical in XC4000 and XC4000A.  
Sub-micron CMOS Process  
– High-speed logic and Interconnect  
– Low power consumption  
XC4000A outputs are specified at 24 mA, sink current,  
while XC4000 outputs are specified at 12 mA. The source  
current is the same 4 mA for both families.  
Systems-Oriented Features  
– IEEE 1149.1-compatible boundary-scan logic support  
– Programmable output slew rate (4 modes)  
– Programmable input pull-up or pull-down resistors  
– 24-mA sink current per output (48 per pair)  
The XC4000A family offers a more sophisticated output  
slew-rate control structure with four configurable options  
for each individual output driver: fast, medium fast, me-  
dium slow, and slow. Slew-rate control can alleviate  
ground-bounce problems when multiple outputs switch  
simultaneously, and it can reduce or eliminate crosstalk  
and transmission-line effects on printed circuit boards.  
Configured by Loading Binary File  
– Unlimited reprogrammability  
– Six programming modes  
XACT Development System runs on ’386/’486-type PC,  
NEC PC, Apollo, Sun-4, and Hewlett-Packard 700 Series  
– Interfaces to popular design environments like  
Viewlogic, Mentor Graphics and OrCAD  
– Fully automatic partitioning, placement and routing  
– Interactive design editor for design optimization  
– 288 macros, 34 hard macros, RAM/ROM compiler  
Note that the XC4003 and XC4005 devices are available in  
both flavors, the lower-priced XC4003A/XC4005A with re-  
duced routing, and the higher-priced XC4003/XC4005 with  
more abundant routing resources. The XC4000A devices  
are intended for less demanding and more structured  
designs, and the XC4000 devices for more random designs  
requiring additional routing resources.  
The equivalent devices are pin-compatible and are avail-  
able in identical packages, but they are not bitstream  
compatible. In order to move from a XC4000A to a XC4000,  
or vice versa, the design must be recompiled.  
Table 1. The XC4000A Family of Field-Programmable Gate Arrays  
Device  
Appr. Gate Count  
CLB Matrix  
Number of CLBs  
Number of Flip-Flops  
Max Decode Inputs (per side)  
Max RAM Bits  
XC4002A  
XC4003A  
XC4004A  
XC4005A  
2,000  
8 x 8  
64  
256  
24  
2,048  
64  
3,000  
10 x 10  
100  
360  
30  
3,200  
80  
4,000  
12 x 12  
144  
480  
36  
4,608  
96  
5,000  
14 x 14  
196  
616  
42  
6,272  
112  
Number of IOBs  
2-71  

与XC4002A-6VQ100C相关器件

型号 品牌 获取价格 描述 数据表
XC4002A-6VQ100I ETC

获取价格

Field Programmable Gate Array (FPGA)
XC4002XL XILINX

获取价格

XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4002XL-09CPC84C XILINX

获取价格

Field Programmable Gate Array, 64 CLBs, 1000 Gates, 217MHz, 152-Cell, CMOS, PQCC84, PLASTI
XC4002XL-09CPGC84C XILINX

获取价格

Field Programmable Gate Array, 64 CLBs, 1000 Gates, 217MHz, CMOS, PQCC84, PLASTIC, LCC-84
XC4002XL-09CPQG100C XILINX

获取价格

Field Programmable Gate Array, 64 CLBs, 1000 Gates, 217MHz, CMOS, PQFP100, PLASTIC, QFP-10
XC4002XL-09CVQ100C XILINX

获取价格

Field Programmable Gate Array, 64 CLBs, 1000 Gates, 217MHz, 152-Cell, CMOS, PQFP100, PLAST
XC4002XL-09CVQG100C XILINX

获取价格

Field Programmable Gate Array, 64 CLBs, 1000 Gates, 217MHz, CMOS, PQFP100, PLASTIC, VQFP-1
XC4002XL-09PC84C XILINX

获取价格

XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4002XL-09PC84I XILINX

获取价格

XC4000E and XC4000X Series Field Programmable Gate Arrays
XC4002XL-09PC84M XILINX

获取价格

XC4000E and XC4000X Series Field Programmable Gate Arrays