5秒后页面跳转
XC2S400E-7TQ144C PDF预览

XC2S400E-7TQ144C

更新时间: 2024-09-19 07:06:35
品牌 Logo 应用领域
赛灵思 - XILINX /
页数 文件大小 规格书
108页 5063K
描述
Spartan-IIE FPGA

XC2S400E-7TQ144C 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP,针数:144
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.87其他特性:MAXIMUM USABLE GATES = 150000
最大时钟频率:357 MHzCLB-Max的组合延迟:0.47 ns
JESD-30 代码:S-PQFP-G144JESD-609代码:e0
长度:20 mm湿度敏感等级:3
可配置逻辑块数量:864等效关口数量:52000
端子数量:144最高工作温度:85 °C
最低工作温度:组织:864 CLBS, 52000 GATES
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):225可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:1.6 mm
最大供电电压:1.89 V最小供电电压:1.71 V
标称供电电压:1.8 V表面贴装:YES
温度等级:COMMERCIAL EXTENDED端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:20 mmBase Number Matches:1

XC2S400E-7TQ144C 数据手册

 浏览型号XC2S400E-7TQ144C的Datasheet PDF文件第2页浏览型号XC2S400E-7TQ144C的Datasheet PDF文件第3页浏览型号XC2S400E-7TQ144C的Datasheet PDF文件第4页浏览型号XC2S400E-7TQ144C的Datasheet PDF文件第5页浏览型号XC2S400E-7TQ144C的Datasheet PDF文件第6页浏览型号XC2S400E-7TQ144C的Datasheet PDF文件第7页 
0
0
R
Spartan-IIE FPGA Family  
Data Sheet  
DS077 June 18, 2008  
0
Product Specification  
This document includes all four modules of the Spartan®-IIE FPGA data sheet.  
Module 1:  
Introduction and Ordering Information  
Module 3:  
DC and Switching Characteristics  
DS077-1 (v2.3) June 18, 2008  
DS077-3 (v2.3) June 18, 2008  
Introduction  
DC Specifications  
-
-
-
-
-
Absolute Maximum Ratings  
Recommended Operating Conditions  
DC Characteristics  
Power-On Requirements  
DC Input and Output Levels  
Features  
General Overview  
Product Availability  
User I/O Chart  
Ordering Information  
Switching Characteristics  
-
-
-
-
-
-
-
-
-
Pin-to-Pin Parameters  
Module 2:  
IOB Switching Characteristics  
Clock Distribution Characteristics  
DLL Timing Parameters  
CLB Switching Characteristics  
Block RAM Switching Characteristics  
TBUF Switching Characteristics  
JTAG Switching Characteristics  
Configuration Switching Characteristics  
Functional Description  
DS077-2 (v2.3) June 18, 2008  
Architectural Description  
-
-
-
-
-
-
Spartan-IIE Array  
Input/Output Block  
Configurable Logic Block  
Block RAM  
Clock Distribution: Delay-Locked Loop  
Boundary Scan  
Module 4:  
Pinout Tables  
Development System  
Configuration  
DS077-4 (2.3) June 18, 2008  
Pin Definitions  
Pinout Tables  
IMPORTANT NOTE: The Spartan-IIE FPGA data sheet is in four modules. Each module has its own Revision History at the  
end. Use the PDF "Bookmarks" for easy navigation in this volume.  
© 2003-2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other  
trademarks are the property of their respective owners.  
DS077 June 18, 2008  
www.xilinx.com  
1
Product Specification  

与XC2S400E-7TQ144C相关器件

型号 品牌 获取价格 描述 数据表
XC2S400E-7TQ144I XILINX

获取价格

Spartan-IIE FPGA
XC2S400E-7TQG144C XILINX

获取价格

Spartan-IIE FPGA
XC2S400E-7TQG144I XILINX

获取价格

Spartan-IIE FPGA
XC2S50 XILINX

获取价格

Spartan-II 2.5V FPGA Family:Introduction and Ordering Information
XC2S50-5CS144C XILINX

获取价格

Spartan-II 2.5V FPGA Family:Introduction and Ordering Information
XC2S50-5CS144I XILINX

获取价格

Spartan-II 2.5V FPGA Family:Introduction and Ordering Information
XC2S50-5CSG144C XILINX

获取价格

Spartan-II FPGA Family
XC2S50-5CSG144I XILINX

获取价格

Spartan-II FPGA Family
XC2S50-5FG256C XILINX

获取价格

Spartan-II 2.5V FPGA Family:Introduction and Ordering Information
XC2S50-5FG256I XILINX

获取价格

Spartan-II 2.5V FPGA Family:Introduction and Ordering Information