Datasheet > W40S11-23_01

W40S11-23_01

更新时间： 2024-11-16 03:17:43

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		驱动器时钟
页数	文件大小	规格书
11页	188K
描述
Clock Buffer/Driver

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

W40S11-23_01 数据手册

1W40S11-23

W40S11-23

Clock Buffer/Driver

Features

Key Specifications

• Thirteen skew-controlled CMOS clock outputs

(SDRAM0:12)

• Supports three SDRAM DIMMs

• Ideal for high-performance systems designed around

Intel’s latest chip set

• SMBus serial configuration interface

• ClockSkew betweenanytwooutputsislessthan250ps

• 1- to 5-ns propagation delay

• DC to 133-MHz operation

• Single 3.3V supply voltage

• Low power CMOS design packaged in a 28-pin, 300-mil

SOIC (Small Outline Integrated Circuit), 28-pin, 173-mil

(Thin Shrink Small Outline Package), and 28-pin,

209-mil SSOP (Small Shrink Outline Package)

Supply Voltages:........................................... V_DD= 3.3V±5%

Operating Temperature:.................................... 0°C to +70°C

Input Threshold: ..................................................1.5V typical

Maximum Input Voltage:.......................................V_DD+ 0.5V

Input Frequency:............................................... 0 to 133 MHz

BUF_IN to SDRAM0:12 Propagation Delay: ......1.0 to 5.0 ns

Output Edge Rate:.............................................. >1.5 V/ns

Output Clock Skew:.................................................. ±250 ps

Output Duty Cycle: .................................. 45/55% worst case

Output Impedance:...............................................15Ω typical

Output Type: ................................................CMOS rail-to-rail

Overview

The Cypress W40S11-23 is a low-voltage, thirteen-output

clock buffer. Output buffer impedance is approximately 15Ω,

which is ideal for driving SDRAM DIMMs.

Pin Configuration

Block Diagram

SOIC

SDATA

SCLOCK

Serial Port

Device Control

VDD

SDRAM0

SDRAM1

GND

VDD

SDRAM0

SDRAM1

SDRAM2

SDRAM3

SDRAM4

SDRAM5

SDRAM6

SDRAM11

SDRAM10

GND

VDD

SDRAM2

SDRAM3

GND

SDRAM9

SDRAM8

GND

BUF_IN

SDRAM4

SDRAM5

SDRAM12

VDD

SDRAM7

SDRAM6

GND

SCLOCK

SDRAM7

SDRAM8

SDRAM9

SDRAM10

SDRAM11

[1]

SDATA

BUF_IN

Note:

1. Internal pull-up resistor of 250K on SDATA and SCLOCK inputs

(not CMOS level).

SDRAM12

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

April 6, 2001

12 3 4 5 6 7...11

中文翻译

下载PDF

与W40S11-23_01相关器件

型号	品牌	获取价格	描述	数据表
W40S11-23G	ETC	获取价格	THIRTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER\|CMOS\|SOP\|28PIN\|PLASTIC
W40S11-23H	ETC	获取价格	THIRTEEN DISTRIBUTED-OUTPUT CLOCK DRIVER\|CMOS\|SSOP\|28PIN\|PLASTIC
W40S11-23X	CYPRESS	获取价格	Low Skew Clock Driver, 13 True Output(s), 0 Inverted Output(s), CMOS, PDSO28, 0.173 INCH,
W40S11-23XT	CYPRESS	获取价格	Low Skew Clock Driver, W40 Series, 13 True Output(s), 0 Inverted Output(s), CMOS, PDSO28,
W40S11-23Z	CYPRESS	获取价格	Low Skew Clock Driver, 13 True Output(s), 0 Inverted Output(s), CMOS, PDSO28, 0.209 INCH,
W40S12-24G	CYPRESS	获取价格	Low Skew Clock Driver, S Series, 16 True Output(s), 0 Inverted Output(s), CMOS, PDSO32, 0.
W4120	PULSE	获取价格	IP67 Active 6 Band GPS Antenna
W4120EG5000	PULSE	获取价格	IP67 Active 6 Band GPS Antenna
W4120ER5000	PULSE	获取价格	IP67 Active 6 Band GPS Antenna
W4120GG3000	PULSE	获取价格	IP67 Active 6 Band GPS Antenna

与W40S11-23_01相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

14
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

7
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

36
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

31

产品中心

服务支持

精选活动

关于我们

帮助中心

W40S11-23_01

W40S11-23_01 数据手册

与W40S11-23_01相关器件

与W40S11-23_01相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

W40S11-23_01

W40S11-23_01 数据手册

与W40S11-23_01相关器件

与W40S11-23_01相关文章

您还可以找

您在本页遇到什么问题？