W3EG6462S-D3
-JD3
White Electronic Designs
ADVANCED*
512MB – 2x32Mx64 DDR SDRAM UNBUFFERED
FEATURES
DESCRIPTION
ꢀ
Double-data-rate architecture
The W3EG6462S is a 2x32Mx64 Double Data Rate
SDRAM memory module based on 256Mb DDR SDRAM
components. The module consists of sixteen 32Mx8 DDR
SDRAMs in 66 pin TSOP packages mounted on a 184 pin
FR4 substrate.
ꢀ
DDR200, DDR266, DDR333 and DDR400
• JEDEC design specified
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
ꢀ
Bi-directional data strobes (DQS)
Differential clock inputs (CK & CK#)
Programmable Read Latency 2,2.5 (clock)
Programmable Burst Length (2,4,8)
Programmable Burst type (sequential & interleave)
Edge aligned data output, center aligned data input.
Auto and self refresh
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible on
both edges and Burst Lengths allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
* This product is under development, is not qualified or characterized and is subject to
change or cancellation without notice.
Serial presence detect
Dual Rank
Power supply:
• VCC = VCCQ = +2.5V 0.2V (100, 133 and 166
MHz)
• VCC = VCCQ = +2.6V 0.1V (200 MHz)
Standard 184 pin DIMM package
ꢀ
• JD3 PCB height: 30.48 (1.20") MAX
NOTE: Consult factory for availability of:
• RoHS compliant products
• Vendor source control options
• Industrial temperature option
OPERATING FREQUENCIES
DDR400 @CL=3 DDR333 @CL=2.5 DDR266 @CL=2.5 DDR266 @CL=2 DDR266 @CL=2.5 DDR200 @CL=2
Clock Speed
CL-tRCD-tRP
200MHz
3-3-3
166MHz
2.5-3-3
133MHz
2-3-3
133MHz
2-3-3
133MHz
2.5-3-3
100MHz
2-2-2
May 2005
Rev. 4
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com