5秒后页面跳转
VSC9142UK PDF预览

VSC9142UK

更新时间: 2024-02-07 15:52:43
品牌 Logo 应用领域
VITESSE /
页数 文件大小 规格书
42页 441K
描述
Clock Recovery Circuit, 1-Func, PBGA320, TBGA-320

VSC9142UK 技术参数

生命周期:Transferred零件包装代码:BGA
包装说明:LBGA,针数:320
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.82JESD-30 代码:S-PBGA-B320
长度:25 mm功能数量:1
端子数量:320最高工作温度:90 °C
最低工作温度:-24 °C封装主体材料:PLASTIC/EPOXY
封装代码:LBGA封装形状:SQUARE
封装形式:GRID ARRAY, LOW PROFILE认证状态:Not Qualified
座面最大高度:1.55 mm标称供电电压:1.8 V
表面贴装:YES电信集成电路类型:ATM/SONET/SDH CLOCK RECOVERY CIRCUIT
温度等级:OTHER端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
宽度:25 mmBase Number Matches:1

VSC9142UK 数据手册

 浏览型号VSC9142UK的Datasheet PDF文件第2页浏览型号VSC9142UK的Datasheet PDF文件第3页浏览型号VSC9142UK的Datasheet PDF文件第4页浏览型号VSC9142UK的Datasheet PDF文件第6页浏览型号VSC9142UK的Datasheet PDF文件第7页浏览型号VSC9142UK的Datasheet PDF文件第8页 
VITESSE  
SEMICONDUCTOR CORPORATION  
Preliminary Datasheet  
STS-48c Packet/ATM Over SONET/SDH Device  
With Integrated Mux/Demux and Clock and Data Recovery  
VSC9142  
The byte value used to identify the HDLC Flag Sequence is programmable.  
The detection and discarding of invalid frames are programmable.  
The expected Control Escape byte value and the Octet Destuffing Masking byte are programmable.  
The expected Address and Control Field values are programmable.  
The Protocol Field declaration and processing is programmable.  
The Abort Sequence is detected in the incoming HDLC frames.  
The received Frame Check Sequence (FCS) field is verified. The FCS checksum is calculated using either  
5
12  
16  
a 16-bit, CRC-CCITT generating polynomial 1 + x + x + x , or a 32-bit, CRC-32 generating polyno-  
2
4
5
7
8
10  
11  
12  
16  
22  
23  
26  
32  
mial 1 + x + x + x + x + x + x + x + x + x + x + x + x + x + x .  
43  
The received data is descrambled with the self synchronizing scrambler (SSS) polynomial 1 + x . Full  
and/or partial descrambling can be independently enabled/disabled.  
Long and short packet checking are provided and are programmable.  
Self Describing Padding is supported and programmable.  
The storage of the PPP Protocol Field in the Rx FIFO may be enabled/disabled.  
The size of the Rx FIFO size is 4095 words, which may accommodate storage for a total of 16380 PPP  
Protocol/Information Field bytes.  
The definition of received erroredHDLC frames is programmable. For these errored HDLC frames two  
different procedures can be applied.  
A filtering function is provided to perform packet discartion and error marking based on a set of program-  
mable labels. There are four programmable label matching triggers, and one compliment word matching  
trigger that functions the packet discard and TERR marking.  
The following statistics are provided in the performance monitoring 32-bit counters:  
Received Aborted HDLC frames  
Received FCS errored HDLC frames  
Received Empty HDLC frames  
Received HDLC frames where Address-and-Control-Field-Compression was found  
Received Long packets  
Received Short packets  
Received Invalid Frames  
Received bytes pre-octet destuffing  
Received bytes post-octet destuffing  
Received number of frames excluding Invalid Frames  
Packets discarded by label filtering  
Packets error-marked by label filtering  
Packets stored in the Rx FIFO  
G52319-0, Rev. 3.1  
VITESSE SEMICONDUCTOR CORPORATION  
Page 5  
6/12/00  
741 Calle Plano, Camarillo, CA 93012 805/388-3700 FAX: 805/987-5896  

与VSC9142UK相关器件

型号 品牌 获取价格 描述 数据表
VSC9180 VITESSE

获取价格

VSC9180 Arapahoe - 2.5G SONET/SDH Backplane Transceiver
VSC9180UV MICROSEMI

获取价格

Telecom IC,
VSC9182 VITESSE

获取价格

VSC9182 - 40G STS-1 Time Slot Interchange
VSC9182UG VITESSE

获取价格

TELECOM, DIGITAL TIME SWITCH, PBGA480, 37.50 MM, HEAT SINK, TBGA-480
VSC9182-UG MICROSEMI

获取价格

Digital Time Switch, PBGA480, TBGA-480
VSC9182XX VITESSE

获取价格

Digital Time Switch, PBGA480, 37.50 MM, TBGA-480
VSC9186 VITESSE

获取价格

VSC9186 Killington - Quad STS-48/STM-16 and STS-192/STM-64 Line Interface
VSC9187 VITESSE

获取价格

VSC9187 Bromley - 3045 x 3045 VT1.5 TSI Switch Fabric
VSC9188 MICROSEMI

获取价格

Micro Peripheral IC,
VSC9188 VITESSE

获取价格

Micro Peripheral IC,