5秒后页面跳转
UZNBG3001Q16 PDF预览

UZNBG3001Q16

更新时间: 2024-11-04 15:56:27
品牌 Logo 应用领域
捷特科 - ZETEX 光电二极管
页数 文件大小 规格书
9页 204K
描述
Analog Circuit, 1 Func, PDSO16, QSOP-16

UZNBG3001Q16 技术参数

是否Rohs认证:符合生命周期:Transferred
包装说明:SSOP,Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.04
Is Samacsys:N模拟集成电路 - 其他类型:ANALOG CIRCUIT
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:4.9 mm湿度敏感等级:1
功能数量:1端子数量:16
最高工作温度:70 °C最低工作温度:-30 °C
封装主体材料:PLASTIC/EPOXY封装代码:SSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, SHRINK PITCH
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1.75 mm最大供电电压 (Vsup):12 V
最小供电电压 (Vsup):5 V标称供电电压 (Vsup):5 V
表面贴装:YES温度等级:OTHER
端子面层:Matte Tin (Sn)端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.9116 mm
Base Number Matches:1

UZNBG3001Q16 数据手册

 浏览型号UZNBG3001Q16的Datasheet PDF文件第2页浏览型号UZNBG3001Q16的Datasheet PDF文件第3页浏览型号UZNBG3001Q16的Datasheet PDF文件第4页浏览型号UZNBG3001Q16的Datasheet PDF文件第5页浏览型号UZNBG3001Q16的Datasheet PDF文件第6页浏览型号UZNBG3001Q16的Datasheet PDF文件第7页 
FET BIAS CONTROLLER  
ZNBG3000  
ZNBG3001  
ISSUE 1- AUGUST 1998  
DEVICE DESCRIPTION  
It is possible to use less than the devices full  
complement of FET bias controls, unused  
drain and gate connections can be left open  
circuit without affecting operation of the  
remaining bias circuits.  
The ZNBG series of devices are designed to  
meet the bias requirements of GaAs and  
HEMT FETs commonly used in satellite  
receiver LNBs, PMR, cellular telephones etc.  
with a minimum of external components.  
In order to protect the external FETs the  
circuits have been designed to ensure that,  
under any conditions including power  
up/down transients, the gate drive from the  
bias circuits cannot exceed the range -3.5V  
to 0.7V. Furthermore if the negative rail  
experiences a fault condition, such as  
overload or short circuit, the drain supply to  
the FETs will shut down avoiding excessive  
current flow.  
With the addition of two capacitors and a  
resistor the devices provide drain voltage  
and current control for 3 external grounded  
source FETs, generating the regulated  
negative rail required for FET gate biasing  
whilst operating from a single supply. This  
negative bias, at -3 volts, can also be used to  
supply other external circuits.  
The ZNBG3000/1 contains three bias stages.  
A single resistor allows FET drain current to  
be set to the desired level. The series also  
offers the choice of drain voltage to be set  
for the FETs, the ZNBG3000 gives 2.2 volts  
drain whilst the ZNBG3001 gives 2 volts.  
The ZNBG3000/1 are available in QSOP16  
packages for the minimum in devices size.  
Device operating temperature is -40 to 70°C  
to suit a wide range of environmental  
conditions.  
These devices are unconditionally stable  
over the full working temperature with the  
FETs in place, subject to the inclusion of the  
recommended gate and drain capacitors.  
These ensure RF stability and minimal  
injected noise.  
FEATURES  
APPLICATIONS  
Provides bias for GaAs and HEMT FETs  
Satellite receiver LNBs  
Drives up to three FETs  
Private mobile radio (PMR)  
Dynamic FET protection  
Cellular telephones  
Drain current set by external resistor  
Single in single out C Band LNB  
Regulated negative rail generator  
requires only 2 external capacitors  
Choice in drain voltage  
Wide supply voltage range  
QSOP surface mount package  
4-137  

与UZNBG3001Q16相关器件

型号 品牌 获取价格 描述 数据表
UZNBG3110Q20 DIODES

获取价格

Analog Circuit, 1 Func, PDSO20, QSOP-20
UZNBG3110Q20TA ZETEX

获取价格

Analog Circuit, 1 Func, PDSO20, QSOP-20
UZNBG3110Q20TC ZETEX

获取价格

暂无描述
UZNBG3111Q20 DIODES

获取价格

Analog Circuit, 1 Func, PDSO20, QSOP-20
UZNBG3111Q20TA ZETEX

获取价格

Analog Circuit, 1 Func, PDSO20, QSOP-20
UZNBG3111Q20TC ZETEX

获取价格

Analog Circuit, 1 Func, PDSO20, QSOP-20
UZNBG3113Q20 DIODES

获取价格

Analog Circuit, 1 Func, PDSO20, QSOP-20
UZNBG3114Q20 DIODES

获取价格

Analog Circuit, 1 Func, PDSO20, QSOP-20
UZNBG3115Q16 DIODES

获取价格

Analog Circuit, 1 Func, PDSO16, MO-137AB, QSOP-16
UZNBG3115Q20 ZETEX

获取价格

Analog Circuit, 1 Func, PDSO20, MO-137AD, QSOP-20