T
R
I
Q
U
I
N
T
S E M I C O N D U C T O R , I N C .
The TQ8103 is a monolithic clock and data recovery (CDR) IC that receives
NRZ data, extracts the high-speed clock, and presents the separated data
and clock as its outputs. This device is designed specifically for SONET
OC-12 and SDH STM-4 applications at 622 Mb/s.
TQ8103
622 Mb/s Clock
& Data Recovery
Its on-chip phase-locked loop (PLL) generates a stable 622.08 Mb/s
reference based upon an external 38.88 MHz TTL reference. The PLL is
based on a VCO constructed from integrated reactive components, which
form a low-jitter, high-Q differential tank circuit. Both frequency- and
phase-detect circuits reliably acquire and hold lock in worst-case SONET
jitter conditions and scrambling patterns. The lock-detect circuitry signals
when the CDR acquires frequency lock.
Features
• Single-chip CDR circuit for
622 Mb/s data
• Exceeds Bellcore and ITU jitter
tolerance maps
Typical SONET/SDH system applications for the TQ8103 include:
• Single-ended ECL input has loop-
through path for external 50 ohm
termination to minimize stubs
and reflections
• Transmission system transport cards
• Switch and cross-connect line cards
• ATM physical layer interfaces
• Test equipment
• Clock and data outputs are
differential ECL
• Add/drop multiplexers
• Provides complete high-speed
OC-12/STM-4 solution when
used with TQ8101 or TQ8105
Mux/Demux/Framer/PLL
Figure 1. Typical Application
1000 pF
10KΩ
• External loop filter requires
simple passive network
50Ω
•
Maintains clock in absence of data
VTT
SINO
DOUTP
DOUTN
• 28-pin leaded chip carrier
ECL data in
(single-ended)
SINI
• Can be used with a high-speed
external clock
50Ω
50Ω
VREF
VTT
CKOUTP
CKOUTN
38.88-MHz TTL
clock oscillator
CKREF
20KΩ
62Ω
VTT
1mF
1000 pF
1
For additional information and latest specifications, see our website: www.triquint.com