5秒后页面跳转
TQ8106 PDF预览

TQ8106

更新时间: 2024-11-17 22:19:15
品牌 Logo 应用领域
TRIQUINT /
页数 文件大小 规格书
19页 375K
描述
SONET/SDH Transceivers

TQ8106 数据手册

 浏览型号TQ8106的Datasheet PDF文件第2页浏览型号TQ8106的Datasheet PDF文件第3页浏览型号TQ8106的Datasheet PDF文件第4页浏览型号TQ8106的Datasheet PDF文件第5页浏览型号TQ8106的Datasheet PDF文件第6页浏览型号TQ8106的Datasheet PDF文件第7页 
T
R
I
Q
U
I
N
T
S E M I C O N D U C T O R , I N C .  
TQ8105/8106  
Rx O/E  
TQ8105  
or  
PRELIMINARY DATA SHEET  
with  
CDR  
SONET/SDH  
Overhead  
TQ8106  
SONET/SDH  
Transceiver  
Processor  
SONET/SDH  
Transceivers  
Tx O/E  
Reference  
Clock  
Features  
TQ8106  
SONET/SDH  
Transceiver  
with CDR  
Rx O/E  
Tx O/E  
SONET/SDH  
Overhead  
Processor  
• Single-chip, byte-wide Mux,  
Demux, Framer, and Tx clock-  
synthesis PLL with enhanced  
diagnostics  
The TQ8105/TQ8106 are SONET/SDH transceivers that integrate  
• TQ8106 includes monolithic  
Clock and Data Recovery  
multiplexing, demultiplexing, SONET/SDH framing, clock-synthesis PLL, and  
enhanced line and clock diagnostic functions into a single monolithic device.  
The TQ8106 is a pin-compatible upgrade of the TQ8105 that includes a  
Clock and Data Recovery (CDR) function. The TQ8105 and TQ8106 allow  
maximum flexibility in the selection of internal/external Clock and Data  
Recovery, Opto-Electronic (O/E) Module, and Reference Clock Sources.  
• SONET/SDH/ATM compliant for  
STS-12/STM-4 (622 Mb/s) or  
STS-3/STM-1 (155 Mb/s) rates  
• 155.52, 77.76, 51.84, 38.88, or  
19.44 MHz reference clock inputs  
with TTL, PECL, or ECL level  
On-chip PLLs use external RC-based loop filters to allow custom tailoring of  
loop response and support the wide range of reference clock frequencies  
found in SONET/SDH/ATM systems. For transmit clock synthesis or for CDR,  
the PLLs exceed ANSI, Bellcore, and ITU jitter specifications for systems  
when combined with industry-typical O/E devices such as Sumitomo, AT&T,  
HP, and AMP. The TQ8105/TQ8106 PLLs provide byte clocks and constant-  
rate 38.88 MHz and 51.84 MHz, synthesized clock outputs, providing  
clocking for UTOPIA and other system busses. Transmit data may also be  
clocked into the devices with respect to the reference clock.  
• 38.88 MHz and 51.84 MHz clock  
outputs for UTOPIA as well as  
byte clock rate (77.76 or 19.44 MHz)  
• External RC-based loop filters  
• Integrated loopbacks with  
enhanced line and reference  
clock diagnostics  
• Direct-coupled standard, PECL,  
high-speed I/O with ECL option  
Operating from a single +5V supply, the TQ8105/TQ8106 provides fully  
compliant functionality and performance, utilizing direct-connected PECL  
levels (differential or single-ended) for high-speed I/O. As compared to AC-  
coupled schemes, the direct-coupled connections reduce jitter and  
switching-level offsets due to data patterns. The TQ8105/TQ8106 can also  
provide direct connection to high-speed I/O utilizing ECL levels with a –5V  
supply. Low-speed bus, control, and clock I/O utilize TTL levels. (An ECL/  
PECL reference clock input is also provided; at 155.52 MHz the input should  
be only PECL/ECL.) Output TTL pins can be tristated and may also be  
configured for VOH with a 3.3V supply connection.  
• Clean TTL interface to  
PMC-Sierra devices  
• 100-pin 14x14 mm JEDEC  
plastic package  
• +5V-only supply for PECL I/O  
(–5.2V required for ECL I/O option)  
• –40 to +125°C case operating  
temperature  
1
For additional information and latest specifications, see our website: www.triquint.com  

与TQ8106相关器件

型号 品牌 获取价格 描述 数据表
TQ8213 TRIQUINT

获取价格

Multiplexer
TQ8214 ETC

获取价格

Industrial Control IC
TQ8219 ETC

获取价格

Optoelectronic
TQ8223 TRIQUINT

获取价格

Device Qualification
TQ8224 ETC

获取价格

Industrial Control IC
TQ8318 ETC

获取价格

Telecommunication IC
TQ8501P ETC

获取价格

Logic IC
TQ8710 ETC

获取价格

Buffer/Driver
TQ9113 ETC

获取价格

Single Radio Communication IF Amplifier
TQ9114N ETC

获取价格

Single Radio Communication IF Amplifier