ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢄ
ꢅ
ꢅ
SLUS600 − APRIL 2004
ꢆ
ꢇ
ꢈ
ꢂ
ꢉ
ꢊ
ꢋ
ꢌ
ꢂ
ꢍ
ꢎ
ꢏ
ꢐ
ꢑ
ꢒ
ꢒ
ꢏ
ꢀ
ꢑ
ꢏ
ꢓ
ꢉ
ꢊ
ꢈ
ꢀ
ꢉ
ꢍ
ꢊ
ꢏ
ꢑ
ꢔ
ꢎ
ꢕ
ꢈ
ꢀ
ꢍ
ꢏ
FEATURES
DESCRIPTION
D
D
D
Input Voltage Range: 4.75 V to 5.25 V
The TPS51100 is a 3-A sink/source tracking
termination regulator. It is specifically designed for
low-cost/low-external component count systems,
where space is a premium.
VLDOIN Voltage Range: 1.2 V to 3.6 V
3-A Sink/Source Termination Regulator
Includes Droop Compensation
D
Requires Only 20-µF Ceramic Output
The TPS51100 maintains fast transient response
only requiring 20-µF (2 × 10µF) of ceramic output
capacitance. The TPS51100 supports remote
sensing functions and all features required to
power the DDR/DDR II VTT bus termination
according to the JEDEC specification. In addition,
the TPS51100 includes integrated sleep-state
controls placing VTT in High-Z in S3 (suspend to
RAM) and soft-off for VTT and VTTREF in S5
(suspend to disk). The TPS51100 is available in
the thermally efficient 10-pin MSOP PowerPAD
and is specified from −40°C to 85°C.
Capacitance
D
D
Supports High-Z in S3 and Soft-Off in S5
1.2-V Input (VLDOIN) Helps Reduce Total
Power Dissipation
D
Integrated Divider Tracks !/2VDDQSNS for
VTT and VTTREF
D
D
D
D
D
D
Remote Sensing (VTTSNS)
20-mV Accuracy for VTT and VTTREF
10-mA Buffered Reference (VTTREF)
Built-In Soft-Start, UVLO and OCL
Thermal Shutdown
Supports JEDEC Specifications
ORDERING INFORMATION
PLASTIC MSOP POWER PAD
APPLICATIONS
T
A
(1)
(DGQ)
D
D
DDR I/II Memory Termination
−40°C to 85°C
TPS51100DGQ
(1)
SSTL−2, SSTL−18 and HSTL Termination
The DGQ package is also available taped and reeled. Add
an R suffix to the device type (i.e., TPS51100DGQR). See
the application section of the data sheet for PowerPAD
drawing and layout information.
TPS51100DGQ
1
2
3
VDDQSNS
VLDOIN
VTT
VIN 10
5V_IN
S5
S5
9
8
C1
2 y 10 µF
GND
C2
0.1 µF
S3
4
5
PGND
S3
7
6
VTTSNS VTTREF
VTTREF
Cap Manuf
Part Number
C1 TDK C2012JB0J106K
C2 TDK C1608JB1H104K
UDG−04015
ꢁ
ꢁ
ꢏ
ꢍ
ꢥ
ꢒ
ꢠ
ꢎ
ꢐ
ꢞ
ꢀ
ꢟ
ꢉ
ꢙ
ꢍ
ꢗ
ꢊ
ꢘ
ꢒ
ꢈ
ꢀ
ꢈ
ꢖ
ꢗ
ꢡ
ꢘ
ꢙ
ꢟ
ꢚ
ꢛ
ꢜ
ꢜ
ꢝ
ꢝ
ꢖ
ꢖ
ꢙ
ꢙ
ꢗ
ꢗ
ꢖ
ꢞ
ꢞ
ꢢ
ꢟ
ꢠ
ꢚ
ꢚ
ꢡ
ꢡ
ꢗ
ꢝ
ꢜ
ꢛ
ꢞ
ꢞ
ꢙ
ꢘ
ꢢ
ꢀꢡ
ꢠ
ꢣ
ꢞ
ꢤ
ꢖ
ꢟ
ꢜ
ꢞ
ꢝ
ꢖ
ꢝ
ꢙ
ꢚ
ꢗ
ꢠ
ꢥ
ꢜ
ꢗ
ꢝ
ꢝ
ꢡ
ꢞ
ꢦ
Copyright 2004, Texas Instruments Incorporated
ꢚ
ꢙ
ꢟ
ꢝ
ꢙ
ꢚ
ꢛ
ꢝ
ꢙ
ꢞ
ꢢ
ꢖ
ꢘ
ꢖ
ꢟ
ꢡ
ꢚ
ꢝ
ꢧ
ꢝ
ꢡ
ꢚ
ꢙ
ꢘ
ꢨ
ꢜ
ꢉ
ꢗ
ꢛ
ꢡ
ꢞ
ꢝ
ꢜ
ꢗ
ꢥ
ꢜ
ꢚ
ꢥ
ꢩ
ꢜ
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ
ꢚ
ꢚ
ꢜ
ꢗ
ꢝ
ꢪ
ꢦ
ꢁ
ꢚ
ꢙ
ꢥ
ꢠ
ꢟ
ꢝ
ꢖ
ꢙ
ꢗ
ꢢ
ꢚ
ꢙ
ꢟ
ꢡ
ꢞ
ꢞꢖ
ꢗ
ꢫ
ꢥ
ꢙ
ꢡ
ꢞ
ꢗ
ꢙ
ꢝ
ꢗ
ꢡ
ꢟꢡ
ꢞ
ꢞ
ꢜ
ꢚ
ꢖ
ꢤ
ꢪ
ꢖ
ꢗ
ꢟ
ꢤ
ꢠ
ꢥ
ꢡ
1
www.ti.com