5秒后页面跳转
TMS320C6202GLS-100 PDF预览

TMS320C6202GLS-100

更新时间: 2024-10-27 21:03:39
品牌 Logo 应用领域
德州仪器 - TI 时钟外围集成电路
页数 文件大小 规格书
110页 2246K
描述
32-BIT, 100MHz, OTHER DSP, PBGA384, PLASTIC, BGA-384

TMS320C6202GLS-100 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:HFBGA,针数:384
Reach Compliance Code:unknownECCN代码:3A001.A.3
HTS代码:8542.31.00.01风险等级:5.62
地址总线宽度:22桶式移位器:NO
边界扫描:YES最大时钟频率:100 MHz
外部数据总线宽度:32格式:FIXED POINT
内部总线架构:MULTIPLEJESD-30 代码:S-PBGA-B384
长度:18 mm低功率模式:YES
端子数量:384最高工作温度:90 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:HFBGA封装形状:SQUARE
封装形式:GRID ARRAY, HEAT SINK/SLUG, FINE PITCH认证状态:Not Qualified
座面最大高度:2.8 mm最大供电电压:1.89 V
最小供电电压:1.71 V标称供电电压:1.8 V
表面贴装:YES技术:CMOS
温度等级:OTHER端子形式:BALL
端子节距:0.8 mm端子位置:BOTTOM
宽度:18 mmuPs/uCs/外围集成电路类型:DIGITAL SIGNAL PROCESSOR, OTHER
Base Number Matches:1

TMS320C6202GLS-100 数据手册

 浏览型号TMS320C6202GLS-100的Datasheet PDF文件第2页浏览型号TMS320C6202GLS-100的Datasheet PDF文件第3页浏览型号TMS320C6202GLS-100的Datasheet PDF文件第4页浏览型号TMS320C6202GLS-100的Datasheet PDF文件第5页浏览型号TMS320C6202GLS-100的Datasheet PDF文件第6页浏览型号TMS320C6202GLS-100的Datasheet PDF文件第7页 
TMS320C6202, TMS320C6202B  
FIXED-POINT DIGITAL SIGNAL PROCESSORS  
SPRS104I -- OCTOBER 1999 -- REVISED MARCH 2004  
D
D
High-Performance Fixed-Point Digital  
Signal Processors (DSPs) -- TMS320C62x  
-- 5-, 4-, 3.33-ns Instruction Cycle Time  
-- 200-, 250-, 300-MHz Clock Rate  
-- Eight 32-Bit Instructions/Cycle  
-- 1600, 2000, 2400 MIPS  
D
Four-Channel Bootloading  
Direct-Memory-Access (DMA) Controller  
With an Auxiliary Channel  
D
D
Flexible Phase-Locked-Loop (PLL) Clock  
Generator  
32-Bit Expansion Bus (XBus)  
-- Glueless/Low-Glue Interface to Popular  
PCI Bridge Chips  
-- Glueless/Low-Glue Interface to Popular  
Synchronous or Asynchronous  
Microprocessor Buses  
-- Master/Slave Functionality  
-- Glueless Interface to Synchronous FIFOs  
and Asynchronous Peripherals  
C6202 and C6203B GLS Ball Grid Array  
(BGA) Packages are Pin-Compatible With  
the C6204 GLW BGA Package†  
D
D
C6202B and C6203B GNZ and GNY  
Packages are Pin-Compatible  
VelociTIAdvanced Very-Long-Instruction-  
Word (VLIW) C62xDSP Core  
-- Eight Highly Independent Functional  
Units:  
D
Three Multichannel Buffered Serial Ports  
(McBSPs)  
-- Six ALUs (32-/40-Bit)  
-- Two 16-Bit Multipliers (32-Bit Result)  
-- Load-Store Architecture With 32 32-Bit  
General-Purpose Registers  
-- Instruction Packing Reduces Code Size  
-- All Instructions Conditional  
-- Direct Interface to T1/E1, MVIP, SCSA  
Framers  
-- ST-Bus-Switching Compatible  
-- Up to 256 Channels Each  
-- AC97-Compatible  
-- Serial-Peripheral Interface (SPI)  
Compatible (Motorola)  
D
D
D
Instruction Set Features  
-- Byte-Addressable (8-, 16-, 32-Bit Data)  
-- 8-Bit Overflow Protection  
-- Saturation  
-- Bit-Field Extract, Set, Clear  
-- Bit-Counting  
D
D
Two 32-Bit General-Purpose Timers  
IEEE-1149.1 (JTAG)  
Boundary-Scan-Compatible  
D
D
D
D
D
352-Pin BGA Package (GJL) (C6202)  
352-Pin BGA Package (GNZ) (C6202B)  
384-Pin BGA Package (GLS) (C6202)  
384-Pin BGA Package (GNY) (C6202B)  
-- Normalization  
3M-Bit On-Chip SRAM  
-- 2M-Bit Internal Program/Cache  
(64K 32-Bit Instructions)  
-- 1M-Bit Dual-Access Internal Data  
(128K Bytes)  
0.18-μm/5-Level Metal Process (C6202)  
0.15-μm/5-Level Metal Process (C6202B)  
-- CMOS Technology  
-- Organized as Two 64K-Byte Blocks for  
Improved Concurrency  
D
3.3-V I/Os, 1.8-V Internal (C6202)  
3.3-V I/Os, 1.5-V Internal (C6202B)  
32-Bit External Memory Interface (EMIF)  
-- Glueless Interface to Synchronous  
Memories: SDRAM or SBSRAM  
-- Glueless Interface to Asynchronous  
Memories: SRAM and EPROM  
-- 52M-Byte Addressable External Memory  
Space  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
TMS320C62x, VelociTI, and C62x are trademarks of Texas Instruments.  
Motorola is a trademark of Motorola, Inc.  
Other trademarks are the property of their respective owners.  
For more details, see the GLS BGA package bottom view.  
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
Copyright © 2004, Texas Instruments Incorporated  
1
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251--1443  

与TMS320C6202GLS-100相关器件

型号 品牌 获取价格 描述 数据表
TMS320C6202GLS-150 TI

获取价格

32-BIT, 150MHz, OTHER DSP, PBGA384, PLASTIC, BGA-384
TMS320C6202GLS-167 TI

获取价格

32-BIT, 167MHz, OTHER DSP, PBGA384, PLASTIC, BGA-384
TMS320C6202GLS200 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202GLS-233 TI

获取价格

32-BIT, 233MHz, OTHER DSP, PBGA384, PLASTIC, BGA-384
TMS320C6202GLS250 TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202GLS250X TI

获取价格

FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6202GLS-300 TI

获取价格

32-BIT, 300MHz, OTHER DSP, PBGA384, PLASTIC, BGA-384
TMS320C6202GLSA-100 TI

获取价格

32-BIT, 100MHz, OTHER DSP, PBGA384, PLASTIC, BGA-384
TMS320C6202GLSA-150 TI

获取价格

32-BIT, 150MHz, OTHER DSP, PBGA384, PLASTIC, BGA-384
TMS320C6202GLSA-167 TI

获取价格

32-BIT, 167MHz, OTHER DSP, PBGA384, PLASTIC, BGA-384