5秒后页面跳转
TMC2023J2V2 PDF预览

TMC2023J2V2

更新时间: 2024-09-20 15:54:43
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 时钟外围集成电路
页数 文件大小 规格书
16页 107K
描述
Correlator, 1-Bit, CMOS, CDIP24, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-24

TMC2023J2V2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP, DIP24,.3
针数:24Reach Compliance Code:unknown
ECCN代码:3A001.A.2.CHTS代码:8542.39.00.01
风险等级:5.68边界扫描:NO
最大时钟频率:35 MHz外部数据总线宽度:1
JESD-30 代码:R-CDIP-T24JESD-609代码:e0
低功率模式:NO端子数量:24
最高工作温度:125 °C最低工作温度:-55 °C
输出数据总线宽度:1封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:DIP封装等效代码:DIP24,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
认证状态:Not Qualified筛选级别:MIL-STD-883
子类别:DSP Peripherals最大压摆率:75 mA
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIEDuPs/uCs/外围集成电路类型:DSP PERIPHERAL, CORRELATOR
Base Number Matches:1

TMC2023J2V2 数据手册

 浏览型号TMC2023J2V2的Datasheet PDF文件第2页浏览型号TMC2023J2V2的Datasheet PDF文件第3页浏览型号TMC2023J2V2的Datasheet PDF文件第4页浏览型号TMC2023J2V2的Datasheet PDF文件第5页浏览型号TMC2023J2V2的Datasheet PDF文件第6页浏览型号TMC2023J2V2的Datasheet PDF文件第7页 
www.fairchildsemi.com  
TMC2 0 2 3  
CMOS Dig it a l Ou t p u t Co rre la t o r  
6 4 -Bit , 2 5 , 3 0 , 3 5 , a n d 5 0 MHz  
Description  
Features  
The TMC2023 is a monolithic 64-bit correlator with a 7-bit  
three-state buffered digital output. This device consists of  
three 64-bit independently clocked shift registers, one 64-bit  
reference holding latch, and a 64-bit independently clocked  
digital summing network. The device is available in versions  
capable of 25, 30, 35, and 50 MHz parallel correlation rates.  
• 25, 30, 35, and 50 MHz correlation rates  
• All inputs and outputs TTL compatible  
• Serial data input, parallel correlation output  
• Programmable word length  
• Independently clocked registers  
• Programmable threshold detection and flag output  
• Available in 24 pin Ceramic and Plastic DIP, 28-lead  
Plastic and Ceramic chip carrier and 28-contact chip  
carrier  
The 7-bit threshold register allows the user to preload a  
binary number from 0 to 64. Whenever the correlation is  
equal to or greater than the number in the threshold register,  
the threshold flag goes HIGH.  
• Available to Standard Military Drawing (SMD)  
• Pin-Compatible with TDC1023  
• Output format flexibility  
The 64-bit shift mask register (M register) allows the user to  
mask or selectively to choose “no compare” bit positions,  
thereby accomodating any desired word length.  
• Three-state outputs  
• Low-power CMOS  
Applications  
• Check sorting equipment  
• High density recording  
• Bar code identification  
The reference word is serially shifted into the B register.  
Bringing LDR HIGH parallel loads the data into the R refer-  
ence latch. This allows the user to serially preload a new ref-  
erence word into the B register while correlation is taking  
Block Diagram  
CLK S  
INV  
A
IN  
A
A
A
A
OUT  
1
2
64  
CLK A  
PIPELINED  
DIGITAL  
SUMMER  
(3 STAGES)  
7
1
LATCH  
TFLG  
7
TS  
R
R
R
64  
T REG  
LDR  
1
2
7
CLK T  
CLK B  
B
B
B
B
OUT  
1
2
64  
B
IN  
IN  
M
M
M
M
M
OUT  
1
2
64  
CLK M  
65-2023-01  
IO  
0-6  
Rev. 1.0.0  

与TMC2023J2V2相关器件

型号 品牌 获取价格 描述 数据表
TMC2023J2V3 RAYTHEON

获取价格

Correlator, CMOS, CDIP24, CERAMIC, DIP-24
TMC2023J7V RAYTHEON

获取价格

Correlator, CMOS, CDIP24, CERAMIC, DIP-24
TMC2023J7V1 FAIRCHILD

获取价格

Correlator, 1-Bit, CMOS, CDIP24, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-24
TMC2023J7V1 RAYTHEON

获取价格

Correlator, CMOS, CDIP24, CERAMIC, DIP-24
TMC2023J7V3 RAYTHEON

获取价格

Correlator, CMOS, CDIP24, CERAMIC, DIP-24
TMC2023N2C RAYTHEON

获取价格

Correlator, CMOS, PDIP24, PLASTIC, DIP-24
TMC2023N2C3 RAYTHEON

获取价格

Correlator, CMOS, PDIP24, PLASTIC, DIP-24
TMC2023N7C RAYTHEON

获取价格

Correlator, CMOS, PDIP24, PLASTIC, DIP-24
TMC2023N7C1 RAYTHEON

获取价格

Correlator, CMOS, PDIP24, PLASTIC, DIP-24
TMC2023N7C3 RAYTHEON

获取价格

Correlator, CMOS, PDIP24, PLASTIC, DIP-24