Datasheet > 微控制器和处理器 > 串行 IO/通信控制器> TL16C550DIPFBR

TL16C550DIPFBR

更新时间： 2024-11-21 22:42:11

品牌	Logo	应用领域
德州仪器 - TI		通信
页数	文件大小	规格书
50页	822K
描述
ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

TL16C550DIPFBR 数据手册

ꢀ ꢁꢂ ꢃ ꢄ ꢅꢅ ꢆ ꢇ ꢈ ꢀ ꢁꢂ ꢃꢄ ꢅꢅ ꢆꢇ ꢉ

ꢊꢋ ꢌꢍꢄꢎꢏ ꢐꢍ ꢐꢑ ꢋ ꢄꢐ ꢒ ꢒꢑꢍ ꢉꢄꢊꢀ ꢉꢐ ꢍꢋ ꢓ ꢁꢓ ꢒ ꢓꢍ ꢀ

ꢔ ꢉꢀ ꢎ ꢊꢑꢀꢐ ꢕ ꢁꢐ ꢔ ꢄꢐ ꢍ ꢀꢏ ꢐꢁ

ꢖ

SLLS597C − APRIL 2004 − REVISED JUNE 2005

Programmable Auto-RTS and Auto-CTS

5-V, 3.3-V, and 2.5-V Operation

In Auto-CTS Mode, CTS Controls

Transmitter

Independent Receiver Clock Input

Transmit, Receive, Line Status, and Data

Set Interrupts Independently Controlled

In Auto-RTS Mode, RCV FIFO Contents and

Threshold Control RTS

Fully Programmable Serial Interface

Characteristics:

− 5-, 6-, 7-, or 8-Bit Characters

− Even-, Odd-, or No-Parity Bit Generation

and Detection

Serial and Modem Control Outputs Drive a

RJ11 Cable Directly When Equipment Is on

the Same Power Drop

Capable of Running With All Existing

TL16C450 Software

− 1-, 1 1/2-, or 2-Stop Bit Generation

− Baud Generation (dc to 1 Mbit/s)

After Reset, All Registers Are Identical to

the TL16C450 Register Set

False-Start Bit Detection

Complete Status Reporting Capabilities

Up to 24-MHz Clock Rate for up to

1.5-Mbaud Operation With V = 5 V

3-State Output TTL Drive Capabilities for

Bidirectional Data Bus and Control Bus

Up to 20-MHz Clock Rate for up to

1.25-Mbaud Operation With V = 3.3 V

Line Break Generation and Detection

Up to 16-MHz Clock Rate for up to 1-Mbaud

Internal Diagnostic Capabilities:

− Loopback Controls for Communications

Link Fault Isolation

− Break, Parity, Overrun, and Framing

Error Simulation

Operation With V = 2.5 V

In the TL16C450 Mode, Hold and Shift

Registers Eliminate the Need for Precise

Synchronization Between the CPU and

Serial Data

Fully Prioritized Interrupt System Controls

Programmable Baud Rate Generator Allows

Division of Any Input Reference Clock by 1

Modem Control Functions (CTS, RTS, DSR,

DTR, RI, and DCD)

to (2 −1) and Generates an Internal 16×

Available in 48-Pin PT, 48-Pin PFB, and

32-Pin RHB Packages

Clock

Standard Asynchronous Communication

Bits (Start, Stop, and Parity) Added to or

Deleted From the Serial Data Stream

description

The TL16C550D and the TL16C550DI are speed and operating voltage upgrades (but functional equivalents)

of the TL16C550C asynchronous communications element (ACE), which in turn is a functional upgrade of the

TL16C450. Functionally equivalent to the TL16C450 on power up (character or TL16C450 mode), the

TL16C550D and the TL16C550DI, like the TL16C550C, can be placed in an alternate FIFO mode. This relieves

the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and

transmitter FIFOs store up to 16 bytes including three additional bits of error status per byte for the receiver

FIFO. In the FIFO mode, there is a selectable autoflow control feature that can significantly reduce software

overload and increase system efficiency by automatically controlling serial data flow using RTS output and CTS

input signals.

The TL16C550D and TL16C550DI perform serial-to-parallel conversions on data received from a peripheral

device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read the ACE

status at any time. The ACE includes complete modem control capability and a processor interrupt system that

can be tailored to minimize software management of the communications link.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ꢗ

ꢏ

ꢐ

ꢧ

ꢇ

ꢑ

ꢟ

ꢄ

ꢠ

ꢀ

ꢡ

ꢉ

ꢛ

ꢐ

ꢙ

ꢍ

ꢚ

ꢇ

ꢊ

ꢀ

ꢊ

ꢘ

ꢙ

ꢣ

ꢚ

ꢛ

ꢡ

ꢜ

ꢝ

ꢞ

ꢟ

ꢘ

ꢛ

ꢙ

ꢘ

ꢠ

ꢤ

ꢡ

ꢢ

ꢜ

ꢣ

ꢙ

ꢟ

ꢞ

ꢝ

ꢠ

ꢛ

ꢚ

ꢤ

ꢢ

ꢞ

ꢥ

ꢠ

ꢦ

ꢘ

ꢡ

ꢞ

ꢠ

ꢟ

ꢘ

ꢟ

ꢛ

ꢜ

ꢙ

ꢢ

ꢧ

ꢞ

ꢙ

ꢟ

ꢣ

ꢠ

ꢨ

ꢜ

ꢛ

ꢢ

ꢡ

ꢛ

ꢜ

ꢝ

ꢟ

ꢛ

ꢠ

ꢤ

ꢘ

ꢚ

ꢘ

ꢡ

ꢣ

ꢜ

ꢟ

ꢩ

ꢟ

ꢣ

ꢜ

ꢛ

ꢚ

ꢀ

ꢣ

ꢪ

ꢉ

ꢙ

ꢝ

ꢣ

ꢠ

ꢟ

ꢞ

ꢙ

ꢧ

ꢞ

ꢜ

ꢧ

ꢫ

ꢞ

ꢜ

ꢟ ꢣ ꢠ ꢟ ꢘ ꢙ ꢭ ꢛ ꢚ ꢞ ꢦ ꢦ ꢤ ꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ

ꢜ

ꢞ

ꢙ

ꢟ

ꢬ

ꢨ

ꢗ

ꢜ

ꢛ

ꢧ

ꢢ

ꢡ

ꢟ

ꢘ

ꢛ

ꢙ

ꢤ

ꢜ

ꢛ

ꢡ

ꢣꢠ

ꢠ

ꢘ

ꢙ

ꢭ

ꢧ

ꢛ

ꢣ

ꢠ

ꢙ

ꢛ

ꢟ

ꢙ

ꢣ

ꢡ

ꢣ

ꢠ

ꢞ

ꢜ

ꢘ

ꢦ

ꢬ

ꢘ

ꢙ

ꢡ

ꢦ

ꢢ

ꢧ

ꢣ

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...50

中文翻译

下载PDF

TL16C550DIPFBR 替代型号

型号	品牌	替代类型	描述	数据表
TL16C550DIPFB	TI	类似代替	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C2550PFB	TI	类似代替	2.5-V to 5-V DUAL UART WITH 16-BYTE FIFOS
TL16C2550IPFB	TI	类似代替	2.5-V to 5-V DUAL UART WITH 16-BYTE FIFOS

与TL16C550DIPFBR相关器件

型号	品牌	获取价格	描述	数据表
TL16C550DIPFBRG4	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIPT	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIPTG4	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIPTR	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIPTRG4	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIRHB	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIRHBG4	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIRHBR	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIRHBRG4	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DIZQS	TI	获取价格	ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL

与TL16C550DIPFBR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

32
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

24
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

53
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

51

产品中心

服务支持

精选活动

关于我们

帮助中心

TL16C550DIPFBR

TL16C550DIPFBR 数据手册

TL16C550DIPFBR 替代型号

与TL16C550DIPFBR相关器件

与TL16C550DIPFBR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TL16C550DIPFBR

TL16C550DIPFBR 数据手册

TL16C550DIPFBR 替代型号

与TL16C550DIPFBR相关器件

与TL16C550DIPFBR相关文章

您还可以找

您在本页遇到什么问题？